Hochschulschrift
Power efficiency and the mapping of communication algorithms into VLSI
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783866283237
- Maße
-
21 cm
- Umfang
-
XII, 178 S.
- Ausgabe
-
1. ed.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
Zugl.: Zürich, Techn. Hochsch., Diss.
- Erschienen in
-
Series in microelectronics ; Vol. 209
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
GSM-Standard
VLSI
Handy
Digitaler Empfänger
Leistungsbedarf
Iterative Decodierung
Entzerrung
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:49 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Benkeser, Christian
- Hartung-Gorre
Entstanden
- 2010
Ähnliche Objekte (12)
Sample rate conversion : algorithms and VLSI implementation
Iterative MIMO decoding : algorithms and VLSI implementation aspects
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields
VLSI architectures for compressive sensing and sparse signal recovery
Sample rate conversion : algorithms and VLSI implementation
Iterative MIMO decoding : algorithms and VLSI implementation aspects
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields
VLSI architectures for compressive sensing and sparse signal recovery
Sample rate conversion : algorithms and VLSI implementation
Iterative MIMO decoding : algorithms and VLSI implementation aspects
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields