- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783866283671
- Maße
-
21 cm
- Umfang
-
XIII, 181 S.
- Ausgabe
-
1. ed.
- Sprache
-
Englisch
- Anmerkungen
-
Ill., graph. Darst.
Zugl.: Zürich, Techn. Hochsch., Diss., 2010
- Erschienen in
-
Series in microelectronics ; Vol. 214
- Schlagwort
-
Kryptosystem
Authentifikation
Hardwareentwurf
VLSI
Hash-Algorithmus
Field programmable gate array
Blockchiffre
Stromchiffre
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 14:12 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Henzen, Luca
- Hartung-Gorre
Entstanden
- 2011
Ähnliche Objekte (12)
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO preprocessing
VLSI circuits for MIMO-OFDM physical layer
The design of high-speed dynamic CMOS circuits for VLSI
Approaches to efficient and robust cryptographic protocols
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the nature of authentication protocols
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO preprocessing
VLSI circuits for MIMO-OFDM physical layer
The design of high-speed dynamic CMOS circuits for VLSI
Approaches to efficient and robust cryptographic protocols
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the nature of authentication protocols
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO preprocessing
VLSI circuits for MIMO-OFDM physical layer
The design of high-speed dynamic CMOS circuits for VLSI
Approaches to efficient and robust cryptographic protocols
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the nature of authentication protocols
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems