Hochschulschrift
Power efficiency and the mapping of communication algorithms into VLSI
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783866283237
- Dimensions
-
21 cm
- Extent
-
XII, 178 S.
- Edition
-
1. ed.
- Language
-
Englisch
- Notes
-
graph. Darst.
Zugl.: Zürich, Techn. Hochsch., Diss.
- Bibliographic citation
-
Series in microelectronics ; Vol. 209
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
GSM-Standard
VLSI
Handy
Digitaler Empfänger
Leistungsbedarf
Iterative Decodierung
Entzerrung
- Table of contents
- Rights
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Last update
-
11.06.2025, 1:49 PM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
- Benkeser, Christian
- Hartung-Gorre
Time of origin
- 2010
Other Objects (12)
Sample rate conversion : algorithms and VLSI implementation
Iterative MIMO decoding : algorithms and VLSI implementation aspects
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields
VLSI architectures for compressive sensing and sparse signal recovery
Sample rate conversion : algorithms and VLSI implementation
Iterative MIMO decoding : algorithms and VLSI implementation aspects
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields
VLSI architectures for compressive sensing and sparse signal recovery
Sample rate conversion : algorithms and VLSI implementation
Iterative MIMO decoding : algorithms and VLSI implementation aspects
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields