- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783896497413
3896497413
- Maße
-
21 cm
- Umfang
-
183 S.
- Ausgabe
-
1. Aufl.
- Sprache
-
Englisch
- Anmerkungen
-
Zugl.: Zürich, Eidgenössische Techn. Hochsch., Diss., 2001
- Erschienen in
-
Series in microelectronics ; Vol. 123
- Schlagwort
-
VLSI
Leistungsbedarf
Verlustleistung
Datenanalyse
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:52 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Wassner, Jürgen
- Hartung-Gorre
Entstanden
- 2001
Ähnliche Objekte (12)
Low-power techniques for low-frequency VLSI applications
Power efficiency and the mapping of communication algorithms into VLSI
Low-power circuit architectures and clocking strategies for digital hearing aids
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
VLSI architectures for computations in finite rings and fields
Low-power techniques for low-frequency VLSI applications
Power efficiency and the mapping of communication algorithms into VLSI
Low-power circuit architectures and clocking strategies for digital hearing aids
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
VLSI architectures for computations in finite rings and fields
Low-power techniques for low-frequency VLSI applications
Power efficiency and the mapping of communication algorithms into VLSI
Low-power circuit architectures and clocking strategies for digital hearing aids
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems