VLSI architectures for computations in finite rings and fields

to related objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

ISBN: 9783891916896
3891916892

Dimensions: 21 cm

Extent: VI, 150 S.

Edition: 1. Aufl.

Language: Englisch

Notes: graph. Darst.
Literaturverz. S. 143 - 150
Zugl.: Zürich, Eidgenössische Techn. Hochsch., Diss., 1993

Bibliographic citation: Series in microelectronics ; Vol. 26

Keyword: VLSI
Blockchiffre
VLSI
Modularithmetik
Galois-Feld

Event: Veröffentlichung

(where): Konstanz

(who): Hartung-Gorre

(when): 1993

Creator: Curiger, Andreas

Table of contents: https://d-nb.info/931232562/04

Rights: Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.

Last update: 11.06.2025, 1:47 PM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Associated

Curiger, Andreas
Hartung-Gorre

Time of origin

1993

Other Objects (12)

Hochschulschrift

Globally asynchronous locally synchronous architectures for VLSI systems

Hochschulschrift

VLSI architectures for compressive sensing and sparse signal recovery

Hochschulschrift

Binary adder architectures for cell-based VLSI and their synthesis

Hochschulschrift

VLSI circuits for MIMO preprocessing

Hochschulschrift

VLSI circuits for cryptographic authentication

Secure testing of VLSI cryptographic equipment

VLSI circuits for MIMO-OFDM physical layer

Hochschulschrift

Sample rate conversion : algorithms and VLSI implementation

Hochschulschrift

Data statistics and low-power digital VLSI

Hochschulschrift

On the design of analog VLSI iterative decoders

Hochschulschrift

Iterative MIMO decoding : algorithms and VLSI implementation aspects

Low-power techniques for low-frequency VLSI applications

Hochschulschrift

Globally asynchronous locally synchronous architectures for VLSI systems

Hochschulschrift

VLSI architectures for compressive sensing and sparse signal recovery

Hochschulschrift

Binary adder architectures for cell-based VLSI and their synthesis

Hochschulschrift

VLSI circuits for MIMO preprocessing

Hochschulschrift

VLSI circuits for cryptographic authentication

Secure testing of VLSI cryptographic equipment

VLSI circuits for MIMO-OFDM physical layer

Hochschulschrift

Sample rate conversion : algorithms and VLSI implementation

Hochschulschrift

Data statistics and low-power digital VLSI

Hochschulschrift

On the design of analog VLSI iterative decoders

Hochschulschrift

Iterative MIMO decoding : algorithms and VLSI implementation aspects

Low-power techniques for low-frequency VLSI applications

Hochschulschrift

Globally asynchronous locally synchronous architectures for VLSI systems

Hochschulschrift

VLSI architectures for compressive sensing and sparse signal recovery

Hochschulschrift

Binary adder architectures for cell-based VLSI and their synthesis

Hochschulschrift

VLSI circuits for MIMO preprocessing

Hochschulschrift

VLSI circuits for cryptographic authentication

Secure testing of VLSI cryptographic equipment

VLSI circuits for MIMO-OFDM physical layer

Hochschulschrift

Sample rate conversion : algorithms and VLSI implementation

Hochschulschrift

Data statistics and low-power digital VLSI

Hochschulschrift

On the design of analog VLSI iterative decoders

Hochschulschrift

Iterative MIMO decoding : algorithms and VLSI implementation aspects

Low-power techniques for low-frequency VLSI applications

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

VLSI architectures for computations in finite rings and fields

Object Details

References and Relationships

Classification and Topics

Contributors, Places and Time

Further information

Data provider

Associated

Time of origin

Other Objects (12)

Globally asynchronous locally synchronous architectures for VLSI systems

VLSI architectures for compressive sensing and sparse signal recovery

Binary adder architectures for cell-based VLSI and their synthesis

VLSI circuits for MIMO preprocessing

VLSI circuits for cryptographic authentication

Secure testing of VLSI cryptographic equipment

VLSI circuits for MIMO-OFDM physical layer

Sample rate conversion : algorithms and VLSI implementation

Data statistics and low-power digital VLSI

On the design of analog VLSI iterative decoders

Iterative MIMO decoding : algorithms and VLSI implementation aspects

Low-power techniques for low-frequency VLSI applications

Globally asynchronous locally synchronous architectures for VLSI systems

VLSI architectures for compressive sensing and sparse signal recovery

Binary adder architectures for cell-based VLSI and their synthesis

VLSI circuits for MIMO preprocessing

VLSI circuits for cryptographic authentication

Secure testing of VLSI cryptographic equipment

VLSI circuits for MIMO-OFDM physical layer

Sample rate conversion : algorithms and VLSI implementation

Data statistics and low-power digital VLSI

On the design of analog VLSI iterative decoders

Iterative MIMO decoding : algorithms and VLSI implementation aspects

Low-power techniques for low-frequency VLSI applications

Globally asynchronous locally synchronous architectures for VLSI systems

VLSI architectures for compressive sensing and sparse signal recovery

Binary adder architectures for cell-based VLSI and their synthesis

VLSI circuits for MIMO preprocessing

VLSI circuits for cryptographic authentication

Secure testing of VLSI cryptographic equipment

VLSI circuits for MIMO-OFDM physical layer

Sample rate conversion : algorithms and VLSI implementation

Data statistics and low-power digital VLSI

On the design of analog VLSI iterative decoders

Iterative MIMO decoding : algorithms and VLSI implementation aspects

Low-power techniques for low-frequency VLSI applications

Related objects

Reset password