- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783891916896
3891916892
- Maße
-
21 cm
- Umfang
-
VI, 150 S.
- Ausgabe
-
1. Aufl.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
Literaturverz. S. 143 - 150
Zugl.: Zürich, Eidgenössische Techn. Hochsch., Diss., 1993
- Erschienen in
-
Series in microelectronics ; Vol. 26
- Schlagwort
-
VLSI
Blockchiffre
VLSI
Modularithmetik
Galois-Feld
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:47 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Curiger, Andreas
- Hartung-Gorre
Entstanden
- 1993
Ähnliche Objekte (12)
Globally asynchronous locally synchronous architectures for VLSI systems
VLSI architectures for compressive sensing and sparse signal recovery
Binary adder architectures for cell-based VLSI and their synthesis
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Low-power techniques for low-frequency VLSI applications
Globally asynchronous locally synchronous architectures for VLSI systems
VLSI architectures for compressive sensing and sparse signal recovery
Binary adder architectures for cell-based VLSI and their synthesis
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Low-power techniques for low-frequency VLSI applications
Globally asynchronous locally synchronous architectures for VLSI systems
VLSI architectures for compressive sensing and sparse signal recovery
Binary adder architectures for cell-based VLSI and their synthesis
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Secure testing of VLSI cryptographic equipment
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects