- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783891916889
3891916884
- Maße
-
21 cm
- Umfang
-
XV, 123 S.
- Ausgabe
-
1. Aufl.
- Sprache
-
Englisch
- Anmerkungen
-
Ill., graph. Darst
Literaturverz. S. 107 - 112
Zugl.: Zürich, Eidgenössische Techn. Hochsch., Diss., 1993
- Erschienen in
-
Series in microelectronics ; Vol. 25
- Schlagwort
-
VLSI
Blockchiffre
Selbsttest
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 14:21 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Bonnenberg, Heinz
- Hartung-Gorre
Entstanden
- 1993
Ähnliche Objekte (12)
VLSI circuits for cryptographic authentication
VLSI circuits for MIMO preprocessing
Approaches to efficient and robust cryptographic protocols
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields
VLSI architectures for compressive sensing and sparse signal recovery
VLSI circuits for cryptographic authentication
VLSI circuits for MIMO preprocessing
Approaches to efficient and robust cryptographic protocols
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields
VLSI architectures for compressive sensing and sparse signal recovery
VLSI circuits for cryptographic authentication
VLSI circuits for MIMO preprocessing
Approaches to efficient and robust cryptographic protocols
VLSI circuits for MIMO-OFDM physical layer
Sample rate conversion : algorithms and VLSI implementation
Data statistics and low-power digital VLSI
On the design of analog VLSI iterative decoders
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Globally asynchronous locally synchronous architectures for VLSI systems
Low-power techniques for low-frequency VLSI applications
VLSI architectures for computations in finite rings and fields