- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: Proceedings of the Joined Workshops COSH 2017 and VisorHPC 2017, Seiten/Artikel-Nr: 27-32
- Ereignis
-
Veröffentlichung
- (wo)
-
Aachen
- (wer)
-
Universitätsbibliothek der RWTH Aachen
- (wann)
-
2017
- Urheber
-
Pickartz, Simon Malte
Breitbart, Jens
Lankes, Stefan
- DOI
-
10.14459/2017md1344415
- URN
-
urn:nbn:de:101:1-201804115941
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:47 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Pickartz, Simon Malte
- Breitbart, Jens
- Lankes, Stefan
- Universitätsbibliothek der RWTH Aachen
Entstanden
- 2017
Ähnliche Objekte (12)
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Dynamic task scheduling and binding for many-core systems through stream rewriting
Dynamic task scheduling and binding for many-core systems through stream rewriting
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Dynamic task scheduling and binding for many-core systems through stream rewriting
Dynamic task scheduling and binding for many-core systems through stream rewriting
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Dynamic task scheduling and binding for many-core systems through stream rewriting