Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
- Alternative title
-
Effiziente Inter-Task-Kommunikation in Tiled Many-Core System-on-Chip-Architekturen
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
München, Technische Universität München, Dissertation, 2018
- Keyword
-
Communication
Hardware
- Event
-
Veröffentlichung
- (where)
-
München
- (who)
-
Universitätsbibliothek der TU München
- (when)
-
2018
- Creator
-
Wallentowitz, Stefan
- Contributor
-
Herkersdorf, Andreas
Gerndt, Hans Michael
Herkersdorf, Andreas
- URN
-
urn:nbn:de:bvb:91-diss-20181008-1438539-1-1
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:46 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Wallentowitz, Stefan
- Herkersdorf, Andreas
- Gerndt, Hans Michael
- Universitätsbibliothek der TU München
Time of origin
- 2018
Other Objects (12)
Scalable Task Schedulers for Many-Core Architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Modeling and efficient simulation of complex system-on-a-chip architectures
Communication Infrastructure Modeling of Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Efficient architectures for streaming DSP applications
Effective communication methods for many core architectures with on chip networks in the absence of cache coherence
Parallel architectures and their efficient use : proceedings
Efficient MIMO Sphere Detection: algorithms and architectures
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Modeling and efficient simulation of complex system-on-a-chip architectures
Communication Infrastructure Modeling of Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Efficient architectures for streaming DSP applications
Effective communication methods for many core architectures with on chip networks in the absence of cache coherence
Parallel architectures and their efficient use : proceedings
Efficient MIMO Sphere Detection: algorithms and architectures
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Modeling and efficient simulation of complex system-on-a-chip architectures
Communication Infrastructure Modeling of Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Efficient architectures for streaming DSP applications
Effective communication methods for many core architectures with on chip networks in the absence of cache coherence
Parallel architectures and their efficient use : proceedings
Efficient MIMO Sphere Detection: algorithms and architectures
Refactoring the UrQMD model for many-core architectures