- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: Proceedings of the Joined Workshops COSH 2017 and VisorHPC 2017, Seiten/Artikel-Nr: 27-32
- Event
-
Veröffentlichung
- (where)
-
Aachen
- (who)
-
Universitätsbibliothek der RWTH Aachen
- (when)
-
2017
- Creator
-
Pickartz, Simon Malte
Breitbart, Jens
Lankes, Stefan
- DOI
-
10.14459/2017md1344415
- URN
-
urn:nbn:de:101:1-201804115941
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.04.2033, 12:47 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Pickartz, Simon Malte
- Breitbart, Jens
- Lankes, Stefan
- Universitätsbibliothek der RWTH Aachen
Time of origin
- 2017
Other Objects (12)
Communication Infrastructure Modeling of Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Scalable Task Schedulers for Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures
Dynamic task scheduling and binding for many-core systems through stream rewriting
Communication Infrastructure Modeling of Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Scalable Task Schedulers for Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures
Dynamic task scheduling and binding for many-core systems through stream rewriting
Communication Infrastructure Modeling of Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Scalable Task Schedulers for Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures