Hochschulschrift
Communication Infrastructure Modeling of Many-Core Architectures
- Weitere Titel
-
Communication Infrastructure Modeling of Many-Core Architectures
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Darmstadt, Technische Universität Darmstadt, Dissertation, 2011
- Ereignis
-
Veröffentlichung
- (wo)
-
Darmstadt
- (wer)
-
Universitäts- und Landesbibliothek Darmstadt
- (wann)
-
2012
- Urheber
- Beteiligte Personen und Organisationen
-
Glesner, Manfred
Eveking, Hans
Klein, Anja
Soares Indrusiak, Leandro
Santini, Silvia
- URN
-
urn:nbn:de:tuda-tuprints-31212
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:48 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Möller, Leandro
- Glesner, Manfred
- Eveking, Hans
- Klein, Anja
- Soares Indrusiak, Leandro
- Santini, Silvia
- Universitäts- und Landesbibliothek Darmstadt
Entstanden
- 2012
Ähnliche Objekte (12)
Communication infrastructure modeling of many-core architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Near-Memory Acceleration of Inter-Process Communication on Tile-Based Many-Core Architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Effective communication methods for many core architectures with on chip networks in the absence of cache coherence
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Near-Memory Acceleration of Inter-Process Communication on Tile-Based Many-Core Architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Effective communication methods for many core architectures with on chip networks in the absence of cache coherence
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Near-Memory Acceleration of Inter-Process Communication on Tile-Based Many-Core Architectures
Exploiting many-core architectures for dimensionally adaptive sparse grids
Refactoring the UrQMD model for many-core architectures
A Modular Platform for Adaptive Heterogeneous Many-Core Architectures
Refactoring the UrQMD model for many-core architectures
Effective communication methods for many core architectures with on chip networks in the absence of cache coherence