- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Dresden, Technische Universität Dresden, Dissertation, 2023
- Keyword
-
Mehrkernprozessor
Field programmable gate array
Rekonfiguration
Leistungsbewertung
System-on-Chip
Netzwerktopologie
- Event
-
Veröffentlichung
- (where)
-
Dresden
- (who)
-
Technische Universität Dresden
- (when)
-
2023
- Creator
- Contributor
- URN
-
urn:nbn:de:bsz:14-qucosa2-887016
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:26 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Atef, Ahmed Kamaleldin
- Göhringer, Diana
- Stroobandt, Dirk
- Technische Universität Dresden
Time of origin
- 2023
Other Objects (12)
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Self-awareness in heterogeneous, adaptive many-core architectures enabling proactive, self-optimizing systems
Exploiting many-core architectures for dimensionally adaptive sparse grids
Refactoring the UrQMD model for many-core architectures
Refactoring the UrQMD model for many-core architectures
High-level simulation of concurrency operations in microthreaded many-core architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Self-awareness in heterogeneous, adaptive many-core architectures enabling proactive, self-optimizing systems
Exploiting many-core architectures for dimensionally adaptive sparse grids
Refactoring the UrQMD model for many-core architectures
Refactoring the UrQMD model for many-core architectures
High-level simulation of concurrency operations in microthreaded many-core architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures
Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures
Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Self-awareness in heterogeneous, adaptive many-core architectures enabling proactive, self-optimizing systems
Exploiting many-core architectures for dimensionally adaptive sparse grids
Refactoring the UrQMD model for many-core architectures
Refactoring the UrQMD model for many-core architectures
High-level simulation of concurrency operations in microthreaded many-core architectures
A Scalable and Adaptive Network on Chip for Many-Core Architectures