- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
In: IEEE transactions on computer-aided design of integrated circuits and systems 11 (1992), S. 26-33. URL http://dx.doi.org./10.1109/43.108616
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Integrierte Schaltung ; Fehlererkennung ; Automatisches Prüfen
- Ereignis
-
Veröffentlichung
- (wo)
-
Stuttgart
- (wer)
-
Universitätsbibliothek der Universität Stuttgart
- (wann)
-
2012
- Urheber
- URN
-
urn:nbn:de:bsz:93-opus-73030
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:47 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Wunderlich, Hans-Joachim
- Hellebrand, Sybille
- Universitätsbibliothek der Universität Stuttgart
Entstanden
- 2012
Ähnliche Objekte (12)
The pseudo-exhaustive test of sequential circuits
The design of random-testable sequential circuits
Formal verification of sequential circuits using reasoning techniques
Sequential tests
Optimized synthesis techniques for testable sequential circuits
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
An optimal property of the repeated significance test : : (sequential Bayes tests
Sequential analysis : tests and confidence intervals
Enabling functional tests of asynchronous circuits using a test processor solution
Enabling functional tests of asynchronous circuits using a test processor solution
Generating pattern sequences for the pseudo-exhaustive test of MOS-circuits
The pseudo-exhaustive test of sequential circuits
The design of random-testable sequential circuits
Formal verification of sequential circuits using reasoning techniques
Sequential tests
Optimized synthesis techniques for testable sequential circuits
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
An optimal property of the repeated significance test : : (sequential Bayes tests
Sequential analysis : tests and confidence intervals
Enabling functional tests of asynchronous circuits using a test processor solution
Enabling functional tests of asynchronous circuits using a test processor solution
Generating pattern sequences for the pseudo-exhaustive test of MOS-circuits
The pseudo-exhaustive test of sequential circuits
The design of random-testable sequential circuits
Formal verification of sequential circuits using reasoning techniques
Sequential tests
Optimized synthesis techniques for testable sequential circuits
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
An optimal property of the repeated significance test : : (sequential Bayes tests
Sequential analysis : tests and confidence intervals
Enabling functional tests of asynchronous circuits using a test processor solution
Enabling functional tests of asynchronous circuits using a test processor solution