- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: Digest of papers / the Eighteenth International Symposium on Fault-Tolerant Computing, FTCS-18, June 27-30, 1988, Keio Plaza Hotel, Tokyo; Piscataway, NJ : IEEE Service Center, 1988. - ISBN 0-8186-0867-6, S. 36-41. URL http://dx.doi.org./10.1109/FTCS.1988.5294
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
MOS ; Fehlererkennung ; Selbsttest
- Ereignis
-
Veröffentlichung
- (wo)
-
Stuttgart
- (wer)
-
Universitätsbibliothek der Universität Stuttgart
- (wann)
-
2012
- Urheber
- URN
-
urn:nbn:de:bsz:93-opus-73421
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:38 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Wunderlich, Hans-Joachim
- Hellebrand, Sybille
- Universitätsbibliothek der Universität Stuttgart
Entstanden
- 2012
Ähnliche Objekte (12)
Generating pseudo-exhaustive vectors for external testing
The pseudo-exhaustive test of sequential circuits
Embedding deterministic patterns in partial pseudo-exhaustive test
Tools and devices supporting the pseudo-exhaustive test
Pseudo-dimension of quantum circuits
On fault modeling for dynamic MOS circuits
Generating a state t-design by diagonal quantum circuits
A Novel Algorithm for Generating Pseudo-Random Number
Differential algebraic equations of MOS circuits and jump behavior
Experimental Data: Density Gluts, Cortical Columns, Circuits, PseudoBD
Astrocytes modulate brainstem respiratory rhythm-generating circuits and determine exercise capacity
MOS capacitances used in mixed-signal circuits and their operative range
Generating pseudo-exhaustive vectors for external testing
The pseudo-exhaustive test of sequential circuits
Embedding deterministic patterns in partial pseudo-exhaustive test
Tools and devices supporting the pseudo-exhaustive test
Pseudo-dimension of quantum circuits
On fault modeling for dynamic MOS circuits
Generating a state t-design by diagonal quantum circuits
A Novel Algorithm for Generating Pseudo-Random Number
Differential algebraic equations of MOS circuits and jump behavior
Experimental Data: Density Gluts, Cortical Columns, Circuits, PseudoBD
Astrocytes modulate brainstem respiratory rhythm-generating circuits and determine exercise capacity
MOS capacitances used in mixed-signal circuits and their operative range
Generating pseudo-exhaustive vectors for external testing
The pseudo-exhaustive test of sequential circuits
Embedding deterministic patterns in partial pseudo-exhaustive test
Tools and devices supporting the pseudo-exhaustive test
Pseudo-dimension of quantum circuits
On fault modeling for dynamic MOS circuits
Generating a state t-design by diagonal quantum circuits
A Novel Algorithm for Generating Pseudo-Random Number
Differential algebraic equations of MOS circuits and jump behavior
Experimental Data: Density Gluts, Cortical Columns, Circuits, PseudoBD
Astrocytes modulate brainstem respiratory rhythm-generating circuits and determine exercise capacity