- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
In: IEEE transactions on computer-aided design 11 (1992), S. 301-312. URL http://dx.doi.org./10.1109/43.124417
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Selbsttest ; Automatisches Prüfen ; Integrierte Schaltung
- Ereignis
-
Veröffentlichung
- (wo)
-
Stuttgart
- (wer)
-
Universitätsbibliothek der Universität Stuttgart
- (wann)
-
2012
- Urheber
- URN
-
urn:nbn:de:bsz:93-opus-73027
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:53 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Eschermann, Bernhard
- Wunderlich, Hans-Joachim
- Universitätsbibliothek der Universität Stuttgart
Entstanden
- 2012
Ähnliche Objekte (12)
Formal verification of sequential circuits using reasoning techniques
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Logic Synthesis Techniques for Optical Circuits
The pseudoexhaustive test of sequential circuits
The design of random-testable sequential circuits
The pseudo-exhaustive test of sequential circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
Layout synthesis of analog integrated circuits
Layout synthesis of analog integrated circuits
Boolean techniques in testing of digital circuits
Enabling techniques for Si integrated transceiver circuits
Scalable Design and Synthesis of Reversible Circuits
Formal verification of sequential circuits using reasoning techniques
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Logic Synthesis Techniques for Optical Circuits
The pseudoexhaustive test of sequential circuits
The design of random-testable sequential circuits
The pseudo-exhaustive test of sequential circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
Layout synthesis of analog integrated circuits
Layout synthesis of analog integrated circuits
Boolean techniques in testing of digital circuits
Enabling techniques for Si integrated transceiver circuits
Scalable Design and Synthesis of Reversible Circuits
Formal verification of sequential circuits using reasoning techniques
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Logic Synthesis Techniques for Optical Circuits
The pseudoexhaustive test of sequential circuits
The design of random-testable sequential circuits
The pseudo-exhaustive test of sequential circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
Layout synthesis of analog integrated circuits
Layout synthesis of analog integrated circuits
Boolean techniques in testing of digital circuits
Enabling techniques for Si integrated transceiver circuits