- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
In: IEEE transactions on computer-aided design 11 (1992), S. 301-312. URL http://dx.doi.org./10.1109/43.124417
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Selbsttest ; Automatisches Prüfen ; Integrierte Schaltung
- Event
-
Veröffentlichung
- (where)
-
Stuttgart
- (who)
-
Universitätsbibliothek der Universität Stuttgart
- (when)
-
2012
- Creator
- URN
-
urn:nbn:de:bsz:93-opus-73027
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:53 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Eschermann, Bernhard
- Wunderlich, Hans-Joachim
- Universitätsbibliothek der Universität Stuttgart
Time of origin
- 2012
Other Objects (12)
Formal verification of sequential circuits using reasoning techniques
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Logic Synthesis Techniques for Optical Circuits
The pseudoexhaustive test of sequential circuits
The design of random-testable sequential circuits
The pseudo-exhaustive test of sequential circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
Layout synthesis of analog integrated circuits
Layout synthesis of analog integrated circuits
Boolean techniques in testing of digital circuits
Enabling techniques for Si integrated transceiver circuits
Scalable Design and Synthesis of Reversible Circuits
Formal verification of sequential circuits using reasoning techniques
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Logic Synthesis Techniques for Optical Circuits
The pseudoexhaustive test of sequential circuits
The design of random-testable sequential circuits
The pseudo-exhaustive test of sequential circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
Layout synthesis of analog integrated circuits
Layout synthesis of analog integrated circuits
Boolean techniques in testing of digital circuits
Enabling techniques for Si integrated transceiver circuits
Scalable Design and Synthesis of Reversible Circuits
Formal verification of sequential circuits using reasoning techniques
VMEbus Controller Synthesis by Communicating Asynchronous Sequential Circuits
Logic Synthesis Techniques for Optical Circuits
The pseudoexhaustive test of sequential circuits
The design of random-testable sequential circuits
The pseudo-exhaustive test of sequential circuits
Automated Power Optimization of Sequential Integrated Circuits through Approximate Computing
Layout synthesis of analog integrated circuits
Layout synthesis of analog integrated circuits
Boolean techniques in testing of digital circuits
Enabling techniques for Si integrated transceiver circuits