- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783832212513
3832212515
- Dimensions
-
21 cm
- Extent
-
XVIII, 167 S.
- Language
-
Englisch
- Notes
-
Ill., graph. Darst.
Zugl.: Magdeburg, Univ., Diss., 2002
- Keyword
-
VLSI
Analoge integrierte Schaltung
Entwurfsautomation
Mixed-level-Simulation
Simulated annealing
Genetischer Algorithmus
Analog integrated circuits
- Table of contents
- Rights
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Last update
-
11.03.2025, 12:00 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
- Zhang, Lihong
- Shaker
Time of origin
- 2003
Other Objects (12)
Layout synthesis of analog integrated circuits
User-controlled layout synthesis for analog integrated circuits
User controlled layout synthesis for analog integrated circuits
Layout and structure aware synthesis of integrated circuits
Layout and structure aware synthesis of integrated circuits
Transistor-Level Layout of Integrated Circuits
Transistor-level layout of integrated circuits
Discrete Sizing of Analog Integrated Circuits
Discrete sizing of analog integrated circuits
Constraint-based layout-driven sizing of analog circuits
Constraint-Based Layout-Driven Sizing of Analog Circuits
Verification and Synthesis of Analog Power-Down Circuits
Layout synthesis of analog integrated circuits
User-controlled layout synthesis for analog integrated circuits
User controlled layout synthesis for analog integrated circuits
Layout and structure aware synthesis of integrated circuits
Layout and structure aware synthesis of integrated circuits
Transistor-Level Layout of Integrated Circuits
Transistor-level layout of integrated circuits
Discrete Sizing of Analog Integrated Circuits
Discrete sizing of analog integrated circuits
Constraint-based layout-driven sizing of analog circuits
Constraint-Based Layout-Driven Sizing of Analog Circuits
Verification and Synthesis of Analog Power-Down Circuits
Layout synthesis of analog integrated circuits
User-controlled layout synthesis for analog integrated circuits
User controlled layout synthesis for analog integrated circuits
Layout and structure aware synthesis of integrated circuits
Layout and structure aware synthesis of integrated circuits
Transistor-Level Layout of Integrated Circuits
Transistor-level layout of integrated circuits
Discrete Sizing of Analog Integrated Circuits
Discrete sizing of analog integrated circuits
Constraint-based layout-driven sizing of analog circuits
Constraint-Based Layout-Driven Sizing of Analog Circuits