Automated Generation of Fault-Resistant Circuits
Abstract: Fault Injection (FI) attacks, which involve intentionally introducing faults into a system to cause it to behave in an unintended manner, are widely recognized and pose a significant threat to the security of cryptographic primitives implemented in hardware, making fault tolerance an increasingly critical concern. However, protecting cryptographic hardware primitives securely and efficiently, even with wellestablished and documented methods such as redundant computation, can be a timeconsuming, error-prone, and expertise-demanding task. In this research, we present a comprehensive and fully-automated software solution for the Automated Generation of Fault-Resistant Circuits (AGEFA). Our application employs a generic and extensively researched methodology for the secure integration of countermeasures based on Error-Correcting Codes (ECCs) into cryptographic hardware circuits. Our software tool allows designers without hardware security expertise to develop fault-tolerant hardware ci.... https://tches.iacr.org/index.php/TCHES/article/view/11672
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Automated Generation of Fault-Resistant Circuits ; volume:2024 ; number:3 ; year:2024
IACR transactions on cryptographic hardware and embedded systems ; 2024, Heft 3 (2024)
- Urheber
-
Müller, Nicolai
Moradi, Amir
- DOI
-
10.46586/tches.v2024.i3.136-173
- URN
-
urn:nbn:de:101:1-2407241856161.996551010900
- Rechteinformation
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:47 MESZ
Datenpartner
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Müller, Nicolai
- Moradi, Amir
Ähnliche Objekte (12)
Fault simulation for asynchronous circuits
Generic hardware private circuits : towards automated generation of composable secure gadgets
On fault modeling for dynamic MOS circuits
Using software for fault detection in arithmetical circuits
Highly Automated Formal Verification of Arithmetic Circuits
Multi-scale attention network (MSAN) for track circuits fault diagnosis
Automated Fault Localization in Large Java Applications
Automated fault tree analysis by composition of type-annotated component fault trees
ExpFault: an automated framework for exploitable fault characterization in block ciphers
Automated Design Error Debugging of Digital VLSI Circuits
Test signal generation for analog circuits
Configurable Fault Tolerant Circuits and System Level Integration for Self-Awareness
Fault simulation for asynchronous circuits
Generic hardware private circuits : towards automated generation of composable secure gadgets
On fault modeling for dynamic MOS circuits
Using software for fault detection in arithmetical circuits
Highly Automated Formal Verification of Arithmetic Circuits
Multi-scale attention network (MSAN) for track circuits fault diagnosis
Automated Fault Localization in Large Java Applications
Automated fault tree analysis by composition of type-annotated component fault trees
ExpFault: an automated framework for exploitable fault characterization in block ciphers
Automated Design Error Debugging of Digital VLSI Circuits
Test signal generation for analog circuits
Configurable Fault Tolerant Circuits and System Level Integration for Self-Awareness
Fault simulation for asynchronous circuits
Generic hardware private circuits : towards automated generation of composable secure gadgets
On fault modeling for dynamic MOS circuits
Using software for fault detection in arithmetical circuits
Highly Automated Formal Verification of Arithmetic Circuits
Multi-scale attention network (MSAN) for track circuits fault diagnosis
Automated Fault Localization in Large Java Applications
Automated fault tree analysis by composition of type-annotated component fault trees
ExpFault: an automated framework for exploitable fault characterization in block ciphers
Automated Design Error Debugging of Digital VLSI Circuits
Test signal generation for analog circuits