Konferenzschrift | Kongress
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783540433224
3540433228
- Maße
-
24 cm
- Umfang
-
VIII, 325 S.
- Sprache
-
Englisch
- Anmerkungen
-
Ill., graph. Darst.
Literaturangaben
- Erschienen in
-
Lecture notes in computer science ; Vol. 2268 : Lecture notes in artificial intelligence : Tutorial
- Schlagwort
-
Eingebettetes System
Hardwareentwurf
Softwareentwicklung
- Ereignis
-
Veröffentlichung
- (wo)
-
Berlin, Heidelberg, New York, Barcelona, Hong Kong, London, Milan, Paris, Tokyo
- (wer)
-
Springer
- (wann)
-
2002
- Beteiligte Personen und Organisationen
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:45 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Konferenzschrift
- Kongress
Beteiligte
- Deprettere, Ed F.
- Springer
Entstanden
- 2002
Ähnliche Objekte (12)
Nemesis C-embedded processor IP
Parallel processor architectures for image processing
Embedded computer systems: architectures, modeling, and simulation : 6th international workshop, Samos 2006, Samos, Greece, July 17 - 20, 2006 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 8th international workshop, Samos 2008, Samos, Greece, July 21 - 24, 2008 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 9th international workshop, SAMOS 2009, Samos, Greece, July 20 - 23, 2009 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 7th international workshop, Samos 2007, Samos, Greece, July 16 - 19, 2007 ; proceedings
Processor management in two-dimensional grid architectures
Parallel Embedded Computing Architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
RISPP: a run-time adaptive reconfigurable embedded processor
Worst case execution time estimation for advanced processor architectures
Worst case execution time estimation for advanced processor architectures
Nemesis C-embedded processor IP
Parallel processor architectures for image processing
Embedded computer systems: architectures, modeling, and simulation : 6th international workshop, Samos 2006, Samos, Greece, July 17 - 20, 2006 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 8th international workshop, Samos 2008, Samos, Greece, July 21 - 24, 2008 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 9th international workshop, SAMOS 2009, Samos, Greece, July 20 - 23, 2009 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 7th international workshop, Samos 2007, Samos, Greece, July 16 - 19, 2007 ; proceedings
Processor management in two-dimensional grid architectures
Parallel Embedded Computing Architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
RISPP: a run-time adaptive reconfigurable embedded processor
Worst case execution time estimation for advanced processor architectures
Worst case execution time estimation for advanced processor architectures
Nemesis C-embedded processor IP
Parallel processor architectures for image processing
Embedded computer systems: architectures, modeling, and simulation : 6th international workshop, Samos 2006, Samos, Greece, July 17 - 20, 2006 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 8th international workshop, Samos 2008, Samos, Greece, July 21 - 24, 2008 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 9th international workshop, SAMOS 2009, Samos, Greece, July 20 - 23, 2009 ; proceedings
Embedded computer systems: architectures, modeling, and simulation : 7th international workshop, Samos 2007, Samos, Greece, July 16 - 19, 2007 ; proceedings
Processor management in two-dimensional grid architectures
Parallel Embedded Computing Architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
RISPP: a run-time adaptive reconfigurable embedded processor
Worst case execution time estimation for advanced processor architectures