Hochschulschrift
Worst case execution time estimation for advanced processor architectures
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Maße
-
30 cm
- Umfang
-
VI, 142 S.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
München, Techn. Univ., Diss., 2002 (Nicht für den Austausch)
- Schlagwort
-
Athlon
Worst-Case-Laufzeit
Laufzeitmessung
Echtzeitsystem
Extremwertstatistik
Pentium III
Worst-Case-Laufzeit
Laufzeitmessung
Echtzeitsystem
Extremwertstatistik
- Urheber
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.03.2025, 11:49 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
Ähnliche Objekte (12)
Worst case execution time estimation for advanced processor architectures
Worst-Case Execution Time Guarantees for Runtime-Reconfigurable Architectures
Parallel processor architectures for image processing
Processor management in two-dimensional grid architectures
Symbolic worst case execution times
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Generalized database index structures on massively parallel processor architectures
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
Design of the Secure Execution PUF-based Processor (SEPP)
Stepwise transformation of algorithms into array processor architectures by the decomp
A Survey on Application Specific Processor Architectures for Digital Hearing Aids
14th International Workshop on Worst-Case Execution Time Analysis
Worst case execution time estimation for advanced processor architectures
Worst-Case Execution Time Guarantees for Runtime-Reconfigurable Architectures
Parallel processor architectures for image processing
Processor management in two-dimensional grid architectures
Symbolic worst case execution times
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Generalized database index structures on massively parallel processor architectures
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
Design of the Secure Execution PUF-based Processor (SEPP)
Stepwise transformation of algorithms into array processor architectures by the decomp
A Survey on Application Specific Processor Architectures for Digital Hearing Aids
14th International Workshop on Worst-Case Execution Time Analysis
Worst case execution time estimation for advanced processor architectures
Worst-Case Execution Time Guarantees for Runtime-Reconfigurable Architectures
Parallel processor architectures for image processing
Processor management in two-dimensional grid architectures
Symbolic worst case execution times
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Generalized database index structures on massively parallel processor architectures
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
Design of the Secure Execution PUF-based Processor (SEPP)
Stepwise transformation of algorithms into array processor architectures by the decomp
A Survey on Application Specific Processor Architectures for Digital Hearing Aids