- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Dimensions
-
30 cm
- Extent
-
III, 149 Bl.
- Language
-
Englisch
- Notes
-
graph. Darst.
Saarbrücken, Univ., Diss., 1996
- Keyword
-
Echtzeitbildverarbeitung
POM-Prozessor
VLIW-Architektur
- Creator
-
Theis, Jean-Paul
- Table of contents
- Rights
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Last update
- 11.06.2025, 1:38 PM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek.
If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
- Theis, Jean-Paul
Other Objects (12)
Generalized database index structures on massively parallel processor architectures
Performance analysis of massively parallel embedded hardware architectures for retinal image processing
A parallel camera image signal processor for SIMD architecture
A self-optimizing framework for developing metrology software on massive parallel processor architectures
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Processor management in two-dimensional grid architectures
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Generalized database index structures on massively parallel processor architectures
Performance analysis of massively parallel embedded hardware architectures for retinal image processing
A parallel camera image signal processor for SIMD architecture
A self-optimizing framework for developing metrology software on massive parallel processor architectures
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Processor management in two-dimensional grid architectures
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Generalized database index structures on massively parallel processor architectures
Performance analysis of massively parallel embedded hardware architectures for retinal image processing
A parallel camera image signal processor for SIMD architecture
A self-optimizing framework for developing metrology software on massive parallel processor architectures
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Processor management in two-dimensional grid architectures