Hochschulschrift

Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain

to connected objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

Dimensions: 21 cm

Extent: 141 Seiten

Language: Englisch

Notes: Illustrationen, Diagramme
Universität Stuttgart, Dissertation, 2019

Classification: Informatik

Keyword: Decoder
Architektur
Code
Hardware
Leistungsbewertung

Event: Veröffentlichung

(where): Stuttgart

(when): 2019

Creator: Baroud, Yousef

Table of contents: https://d-nb.info/1205121293/04

Rights: Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.

Last update: 11.06.2025, 2:17 PM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Object type

Hochschulschrift

Associated

Baroud, Yousef

Time of origin

2019

Other Objects (12)

Konferenzschrift | Kongress

Parallel computer architectures : theory, hardware, software, applications

Development of design framework for parallel data processing hardware architectures

Parallel Embedded Computing Architectures

Aufsatzsammlung

Parallel architectures and bioinspired algorithms

Hardware Aware Robust Compression of Neural Networks

Parallel hardware architecture for JPEG-LS based on domain decomposition using context sets

Hochschulschrift

Fully programmable LDPC decoder hardware architectures

Konferenzschrift

Parallel architectures and languages Europe, 1987.. Parallel architectures : Eindhoven, The Netherlands, June 15 - 19, 1987

Konferenzschrift

Parallel architectures and languages Europe, 1989.. Parallel architectures : Eindhoven, The Netherlands, June 12 - 16, 1989

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel computer architectures : theory, hardware, software, applications

Development of design framework for parallel data processing hardware architectures

Parallel Embedded Computing Architectures

Aufsatzsammlung

Parallel architectures and bioinspired algorithms

Hardware Aware Robust Compression of Neural Networks

Parallel hardware architecture for JPEG-LS based on domain decomposition using context sets

Hochschulschrift

Fully programmable LDPC decoder hardware architectures

Konferenzschrift

Parallel architectures and languages Europe, 1987.. Parallel architectures : Eindhoven, The Netherlands, June 15 - 19, 1987

Konferenzschrift

Parallel architectures and languages Europe, 1989.. Parallel architectures : Eindhoven, The Netherlands, June 12 - 16, 1989

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel computer architectures : theory, hardware, software, applications

Development of design framework for parallel data processing hardware architectures

Parallel Embedded Computing Architectures

Aufsatzsammlung

Parallel architectures and bioinspired algorithms

Hardware Aware Robust Compression of Neural Networks

Parallel hardware architecture for JPEG-LS based on domain decomposition using context sets

Hochschulschrift

Fully programmable LDPC decoder hardware architectures

Konferenzschrift

Parallel architectures and languages Europe, 1987.. Parallel architectures : Eindhoven, The Netherlands, June 15 - 19, 1987

Konferenzschrift

Parallel architectures and languages Europe, 1989.. Parallel architectures : Eindhoven, The Netherlands, June 12 - 16, 1989

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Konferenzschrift | Kongress

Parallel architectures and languages Europe : proceedings

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain

Object Details

Classification and Topics

Contributors, Places and Time

Further information

Data provider

Object type

Associated

Time of origin

Other Objects (12)

Parallel computer architectures : theory, hardware, software, applications

Development of design framework for parallel data processing hardware architectures

Parallel Embedded Computing Architectures

Parallel architectures and bioinspired algorithms

Hardware Aware Robust Compression of Neural Networks

Parallel hardware architecture for JPEG-LS based on domain decomposition using context sets

Fully programmable LDPC decoder hardware architectures

Parallel architectures and languages Europe, 1987.. Parallel architectures : Eindhoven, The Netherlands, June 15 - 19, 1987

Parallel architectures and languages Europe, 1989.. Parallel architectures : Eindhoven, The Netherlands, June 12 - 16, 1989

Parallel architectures and languages Europe : proceedings

Parallel architectures and languages Europe : proceedings

Parallel architectures and languages Europe : proceedings

Parallel computer architectures : theory, hardware, software, applications

Development of design framework for parallel data processing hardware architectures

Parallel Embedded Computing Architectures

Parallel architectures and bioinspired algorithms

Hardware Aware Robust Compression of Neural Networks

Parallel hardware architecture for JPEG-LS based on domain decomposition using context sets

Fully programmable LDPC decoder hardware architectures

Parallel architectures and languages Europe, 1987.. Parallel architectures : Eindhoven, The Netherlands, June 15 - 19, 1987

Parallel architectures and languages Europe, 1989.. Parallel architectures : Eindhoven, The Netherlands, June 12 - 16, 1989

Parallel architectures and languages Europe : proceedings

Parallel architectures and languages Europe : proceedings

Parallel architectures and languages Europe : proceedings

Parallel computer architectures : theory, hardware, software, applications

Development of design framework for parallel data processing hardware architectures

Parallel Embedded Computing Architectures

Parallel architectures and bioinspired algorithms

Hardware Aware Robust Compression of Neural Networks

Parallel hardware architecture for JPEG-LS based on domain decomposition using context sets

Fully programmable LDPC decoder hardware architectures

Parallel architectures and languages Europe, 1987.. Parallel architectures : Eindhoven, The Netherlands, June 15 - 19, 1987

Parallel architectures and languages Europe, 1989.. Parallel architectures : Eindhoven, The Netherlands, June 12 - 16, 1989

Parallel architectures and languages Europe : proceedings

Parallel architectures and languages Europe : proceedings

Parallel architectures and languages Europe : proceedings

Related objects

Reset password