Development of design framework for parallel data processing hardware architectures
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Bochum, Ruhr-Universität Bochum, Dissertation, 2018
- Schlagwort
-
Computerarchitektur
Echtzeitverarbeitung
Bildverarbeitung
Signalverarbeitung
Eingebettetes System
- Ereignis
-
Veröffentlichung
- (wo)
-
Bochum
- (wer)
-
Ruhr-Universität Bochum
- (wann)
-
2018
- Urheber
- Beteiligte Personen und Organisationen
-
Hübner, Michael
Wong, Stephan
Fakultät für Elektrotechnik und Informationstechnik
- URN
-
urn:nbn:de:hbz:294-56123
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
- 14.08.2025, 11:04 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Mori Alves da Silva, Jones Yudi
- Hübner, Michael
- Wong, Stephan
- Fakultät für Elektrotechnik und Informationstechnik
- Ruhr-Universität Bochum
Entstanden
- 2018
Ähnliche Objekte (12)
Performance analysis of massively parallel embedded hardware architectures for retinal image processing
Parallel computer architectures : theory, hardware, software, applications
Parallel processor architectures for image processing
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Parallel In-memory Data Processing using Modern Hardware
Hardware architectures for real-time video processing and view synthesis
Performance analysis of massively parallel embedded hardware architectures for retinal image processing
Parallel computer architectures : theory, hardware, software, applications
Parallel processor architectures for image processing
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Parallel In-memory Data Processing using Modern Hardware
Hardware architectures for real-time video processing and view synthesis
Performance analysis of massively parallel embedded hardware architectures for retinal image processing
Parallel computer architectures : theory, hardware, software, applications
Parallel processor architectures for image processing
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 1
Algorithms and architectures for parallel processing, Pt. 2
Algorithms and architectures for parallel processing, Pt. 1
Parallel In-memory Data Processing using Modern Hardware