Hochschulschrift
Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Oldenburg, Univ., Diss., 2010
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Field programmable gate array ; Laufzeitsystem ; Rekonfiguration ; Eingebettetes System ; SystemC ; Synthese
- Urheber
- URN
-
urn:nbn:de:gbv:715-oops-10884
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:52 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
Ähnliche Objekte (12)
Models, design methods and tools for improved partial dynamic reconfiguration
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
Accelerated computation using runtime partial reconfiguration
A self-adaptive hardware architecture for online data compression based on dynamic partial reconfiguration
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Adaptive techniques for dynamic cache reconfiguration
Hardware packages for self-verification and secure partial reconfiguration
Conceptual design and realization of a dynamic partial reconfiguration extension of an existing soft-core processor
Compiler driven dynamic reconfiguration of architectural variants
Autonomous dynamic reconfiguration in collaborative problem solving
Models, design methods and tools for improved partial dynamic reconfiguration
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
Accelerated computation using runtime partial reconfiguration
A self-adaptive hardware architecture for online data compression based on dynamic partial reconfiguration
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Adaptive techniques for dynamic cache reconfiguration
Hardware packages for self-verification and secure partial reconfiguration
Conceptual design and realization of a dynamic partial reconfiguration extension of an existing soft-core processor
Compiler driven dynamic reconfiguration of architectural variants
Autonomous dynamic reconfiguration in collaborative problem solving
Models, design methods and tools for improved partial dynamic reconfiguration
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
Accelerated computation using runtime partial reconfiguration
A self-adaptive hardware architecture for online data compression based on dynamic partial reconfiguration
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Adaptive techniques for dynamic cache reconfiguration
Hardware packages for self-verification and secure partial reconfiguration
Conceptual design and realization of a dynamic partial reconfiguration extension of an existing soft-core processor
Compiler driven dynamic reconfiguration of architectural variants