Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
- Weitere Titel
-
Virtualisierung von FPGA-Ressourcen mittels partieller dynamischer Rekonfiguration für konkurrierende Nutzerdesigns
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
FPGA
Cloud
RC2F
RC3E
ICAP
XILINX
Reconfiguration
Partial
- Ereignis
-
Veröffentlichung
- (wo)
-
Dresden, Dresden
- (wer)
-
Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden, TU Dresden
- (wann)
-
2016
- Urheber
-
Genßler, Paul Richard
- Beteiligte Personen und Organisationen
-
Spallek, Rainer G.
Knodel, Oliver
- URN
-
urn:nbn:de:bsz:14-qucosa-191286
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:54 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Genßler, Paul Richard
- Spallek, Rainer G.
- Knodel, Oliver
- Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden, TU Dresden
Entstanden
- 2016
Ähnliche Objekte (12)
Accelerated computation using runtime partial reconfiguration
First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography
Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis
Hardware packages for self-verification and secure partial reconfiguration
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board
Models, design methods and tools for improved partial dynamic reconfiguration
Static Partial Order Reduction for Probabilistic Concurrent Systems
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Programming Reconfigurable Devices via FPGA Regions & Device Tree Overlays: A User View Benchmark on a Declarative Reconfiguration Framework
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Accelerated computation using runtime partial reconfiguration
First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography
Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis
Hardware packages for self-verification and secure partial reconfiguration
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board
Models, design methods and tools for improved partial dynamic reconfiguration
Static Partial Order Reduction for Probabilistic Concurrent Systems
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Programming Reconfigurable Devices via FPGA Regions & Device Tree Overlays: A User View Benchmark on a Declarative Reconfiguration Framework
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Accelerated computation using runtime partial reconfiguration
First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography
Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis
Hardware packages for self-verification and secure partial reconfiguration
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board
Models, design methods and tools for improved partial dynamic reconfiguration
Static Partial Order Reduction for Probabilistic Concurrent Systems
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Programming Reconfigurable Devices via FPGA Regions & Device Tree Overlays: A User View Benchmark on a Declarative Reconfiguration Framework