Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration

to related objects

Alternative title: Virtualisierung von FPGA-Ressourcen mittels partieller dynamischer Rekonfiguration für konkurrierende Nutzerdesigns

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: Online-Ressource

Language: Englisch

Classification: Elektrotechnik, Elektronik

Keyword: FPGA
Cloud
RC2F
RC3E
ICAP
XILINX
Reconfiguration
Partial

Event: Veröffentlichung

(where): Dresden

(who): Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden

(when): 2016

Event: Veröffentlichung

(where): Dresden

(who): TU Dresden

(when): 2016

Creator: Genßler, Paul Richard

Contributor: Spallek, Rainer G.
Knodel, Oliver

URN: urn:nbn:de:bsz:14-qucosa-191286

Rights: Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 15.08.2025, 7:27 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Genßler, Paul Richard
Spallek, Rainer G.
Knodel, Oliver
Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden
TU Dresden

Time of origin

2016

Other Objects (12)

Task scheduling on FPGA-based accelerators with limited partial reconfiguration

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography

Accelerated computation using runtime partial reconfiguration

Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems

Hochschulschrift

Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems

Hochschulschrift

Hardware packages for self-verification and secure partial reconfiguration

Hochschulschrift

Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis

Hochschulschrift

Models, design methods and tools for improved partial dynamic reconfiguration

Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board

Hochschulschrift

Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems

Static Partial Order Reduction for Probabilistic Concurrent Systems

Task scheduling on FPGA-based accelerators with limited partial reconfiguration

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography

Accelerated computation using runtime partial reconfiguration

Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems

Hochschulschrift

Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems

Hochschulschrift

Hardware packages for self-verification and secure partial reconfiguration

Hochschulschrift

Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis

Hochschulschrift

Models, design methods and tools for improved partial dynamic reconfiguration

Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board

Hochschulschrift

Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems

Static Partial Order Reduction for Probabilistic Concurrent Systems

Task scheduling on FPGA-based accelerators with limited partial reconfiguration

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography

Accelerated computation using runtime partial reconfiguration

Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems

Hochschulschrift

Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems

Hochschulschrift

Hardware packages for self-verification and secure partial reconfiguration

Hochschulschrift

Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis

Hochschulschrift

Models, design methods and tools for improved partial dynamic reconfiguration

Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board

Hochschulschrift

Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems

Static Partial Order Reduction for Probabilistic Concurrent Systems

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration

Object Details

Classification and Topics

Contributors, Places and Time

Further information

Data provider

Associated

Time of origin

Other Objects (12)

Task scheduling on FPGA-based accelerators with limited partial reconfiguration

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography

Accelerated computation using runtime partial reconfiguration

Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems

Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems

Hardware packages for self-verification and secure partial reconfiguration

Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis

Models, design methods and tools for improved partial dynamic reconfiguration

Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board

Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems

Static Partial Order Reduction for Probabilistic Concurrent Systems

Task scheduling on FPGA-based accelerators with limited partial reconfiguration

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography

Accelerated computation using runtime partial reconfiguration

Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems

Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems

Hardware packages for self-verification and secure partial reconfiguration

Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis

Models, design methods and tools for improved partial dynamic reconfiguration

Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board

Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems

Static Partial Order Reduction for Probabilistic Concurrent Systems

Task scheduling on FPGA-based accelerators with limited partial reconfiguration

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

First Evaluation of FPGA Reconfiguration for 3D Ultrasound Computer Tomography

Accelerated computation using runtime partial reconfiguration

Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems

Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems

Hardware packages for self-verification and secure partial reconfiguration

Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis

Models, design methods and tools for improved partial dynamic reconfiguration

Virtual Partial Reconfiguration Framework for the Digilent Nexys 3 Board

Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems

Static Partial Order Reduction for Probabilistic Concurrent Systems

Related objects

Reset password