Hochschulschrift
Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Oldenburg, Univ., Diss., 2010
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Field programmable gate array ; Laufzeitsystem ; Rekonfiguration ; Eingebettetes System ; SystemC ; Synthese
- Creator
- URN
-
urn:nbn:de:gbv:715-oops-10884
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:32 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
Other Objects (12)
Models, design methods and tools for improved partial dynamic reconfiguration
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Accelerated computation using runtime partial reconfiguration
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
A self-adaptive hardware architecture for online data compression based on dynamic partial reconfiguration
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Optimal PV array reconfiguration under partial shading condition through dynamic leader based collective intelligence
Adaptive techniques for dynamic cache reconfiguration
Hardware packages for self-verification and secure partial reconfiguration
Compiler driven dynamic reconfiguration of architectural variants
Compiler driven dynamic reconfiguration of architectural variants
Models, design methods and tools for improved partial dynamic reconfiguration
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Accelerated computation using runtime partial reconfiguration
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
A self-adaptive hardware architecture for online data compression based on dynamic partial reconfiguration
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Optimal PV array reconfiguration under partial shading condition through dynamic leader based collective intelligence
Adaptive techniques for dynamic cache reconfiguration
Hardware packages for self-verification and secure partial reconfiguration
Compiler driven dynamic reconfiguration of architectural variants
Compiler driven dynamic reconfiguration of architectural variants
Models, design methods and tools for improved partial dynamic reconfiguration
Dynamic Partial Self-Reconfiguration of FPGAs for Digital Broadcasting Receiver Systems
Accelerated computation using runtime partial reconfiguration
Design and Implementation of an object-oriented framework for dynamic partial reconfiguration
Virtualisation of FPGA-Resources for Concurrent User Designs Employing Partial Dynamic Reconfiguration
A self-adaptive hardware architecture for online data compression based on dynamic partial reconfiguration
A real-time capable dynamic partial reconfiguration system for an applicationspecific soft-core processor
Optimal PV array reconfiguration under partial shading condition through dynamic leader based collective intelligence
Adaptive techniques for dynamic cache reconfiguration
Hardware packages for self-verification and secure partial reconfiguration
Compiler driven dynamic reconfiguration of architectural variants