Accurate power estimation of deep-submicron VLSI circuits considering delay effects and glitches
- Alternative title
-
Genaue Verlustleistungsvorhersage hochintegrierter Digitalschaltungen unter Berücksichtigung von Laufzeiteffekten und Glitches
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Rheinisch-Westfälische Technische Hochschule Aachen, Dissertation, 2019
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Integrated circuits--Very large scale integration
- Event
-
Veröffentlichung
- (where)
-
Aachen
- (who)
-
Universitätsbibliothek der RWTH Aachen
- (when)
-
2019
- Creator
- Contributor
- DOI
-
10.18154/RWTH-2019-06005
- URN
-
urn:nbn:de:101:1-2019091906100455319434
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:47 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Meixner, Michael
- Noll, Tobias G.
- Negra, Renato
- Gemmeke, Tobias
- Universitätsbibliothek der RWTH Aachen
Time of origin
- 2019
Other Objects (12)
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Efficient quadratic placement of VLSI circuits
Efficient algorithms for fundamental statistical timing analysis problems in delay test applications of VLSI circuits
VLSI circuits for MIMO-OFDM physical layer
Design of VLSI circuits : based on VENUS
Routing congestion in VLSI circuits : estimation and optimization
The design of high-speed dynamic CMOS circuits for VLSI
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Realistic gate model for efficient timing analysis of very deep submicron CMOS circuits
Model reduction of parasitic coupling networks of mixed-signal VLSI circuits
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Efficient quadratic placement of VLSI circuits
Efficient algorithms for fundamental statistical timing analysis problems in delay test applications of VLSI circuits
VLSI circuits for MIMO-OFDM physical layer
Design of VLSI circuits : based on VENUS
Routing congestion in VLSI circuits : estimation and optimization
The design of high-speed dynamic CMOS circuits for VLSI
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Realistic gate model for efficient timing analysis of very deep submicron CMOS circuits
Model reduction of parasitic coupling networks of mixed-signal VLSI circuits
VLSI circuits for MIMO preprocessing
VLSI circuits for cryptographic authentication
Efficient quadratic placement of VLSI circuits
Efficient algorithms for fundamental statistical timing analysis problems in delay test applications of VLSI circuits
VLSI circuits for MIMO-OFDM physical layer
Design of VLSI circuits : based on VENUS
Routing congestion in VLSI circuits : estimation and optimization
The design of high-speed dynamic CMOS circuits for VLSI
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Realistic gate model for efficient timing analysis of very deep submicron CMOS circuits