Model reduction of parasitic coupling networks of mixed-signal VLSI circuits

to related objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: Online-Ressource

Language: Englisch

Bibliographic citation: In: Ludwig, S.; Mathis, W.: Model reduction of parasitic coupling networks of mixed-signal VLSI circuits. In: COMPEL - The International Journal for Computation and Mathematics in Electrical and Electronic Engineering 30 (2011), Nr. 4, S. 1363-1375. DOI: https://doi.org/10.1108/03321641111133253

Classification: Elektrotechnik, Elektronik

Event: Veröffentlichung

(where): Hannover

(who): Gottfried Wilhelm Leibniz Universität Hannover

(when): 2011

Event: Veröffentlichung

(where): Hannover

(who): Technische Informationsbibliothek (TIB)

(when): 2011

DOI: 10.15488/2740

URN: urn:nbn:de:101:1-2020062307053589038986

Rights: Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 14.08.2025, 10:58 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Gottfried Wilhelm Leibniz Universität Hannover
Technische Informationsbibliothek (TIB)

Time of origin

2011

Other Objects (12)

Hochschulschrift

VLSI circuits for MIMO preprocessing

Hochschulschrift

VLSI circuits for cryptographic authentication

Hochschulschrift

Efficient quadratic placement of VLSI circuits

VLSI circuits for MIMO-OFDM physical layer

Entwurf

Design of VLSI circuits : based on VENUS

Online-Publikation

Routing congestion in VLSI circuits : estimation and optimization

Automated Design Error Debugging of Digital VLSI Circuits

Hochschulschrift

The design of high-speed dynamic CMOS circuits for VLSI

Simulation-based analysis for NBTI degradation in combinational CMOS VLSI circuits

Programmable mixed-signal circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Hochschulschrift

VLSI circuits for MIMO preprocessing

Hochschulschrift

VLSI circuits for cryptographic authentication

Hochschulschrift

Efficient quadratic placement of VLSI circuits

VLSI circuits for MIMO-OFDM physical layer

Entwurf

Design of VLSI circuits : based on VENUS

Online-Publikation

Routing congestion in VLSI circuits : estimation and optimization

Automated Design Error Debugging of Digital VLSI Circuits

Hochschulschrift

The design of high-speed dynamic CMOS circuits for VLSI

Simulation-based analysis for NBTI degradation in combinational CMOS VLSI circuits

Programmable mixed-signal circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Hochschulschrift

VLSI circuits for MIMO preprocessing

Hochschulschrift

VLSI circuits for cryptographic authentication

Hochschulschrift

Efficient quadratic placement of VLSI circuits

VLSI circuits for MIMO-OFDM physical layer

Entwurf

Design of VLSI circuits : based on VENUS

Online-Publikation

Routing congestion in VLSI circuits : estimation and optimization

Automated Design Error Debugging of Digital VLSI Circuits

Hochschulschrift

The design of high-speed dynamic CMOS circuits for VLSI

Simulation-based analysis for NBTI degradation in combinational CMOS VLSI circuits

Programmable mixed-signal circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

Model reduction of parasitic coupling networks of mixed-signal VLSI circuits

Object Details

References and Relationships

Classification and Topics

Contributors, Places and Time

Further information

Data provider

Associated

Time of origin

Other Objects (12)

VLSI circuits for MIMO preprocessing

VLSI circuits for cryptographic authentication

Efficient quadratic placement of VLSI circuits

VLSI circuits for MIMO-OFDM physical layer

Design of VLSI circuits : based on VENUS

Routing congestion in VLSI circuits : estimation and optimization

Automated Design Error Debugging of Digital VLSI Circuits

The design of high-speed dynamic CMOS circuits for VLSI

Simulation-based analysis for NBTI degradation in combinational CMOS VLSI circuits

Programmable mixed-signal circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

VLSI circuits for MIMO preprocessing

VLSI circuits for cryptographic authentication

Efficient quadratic placement of VLSI circuits

VLSI circuits for MIMO-OFDM physical layer

Design of VLSI circuits : based on VENUS

Routing congestion in VLSI circuits : estimation and optimization

Automated Design Error Debugging of Digital VLSI Circuits

The design of high-speed dynamic CMOS circuits for VLSI

Simulation-based analysis for NBTI degradation in combinational CMOS VLSI circuits

Programmable mixed-signal circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

VLSI circuits for MIMO preprocessing

VLSI circuits for cryptographic authentication

Efficient quadratic placement of VLSI circuits

VLSI circuits for MIMO-OFDM physical layer

Design of VLSI circuits : based on VENUS

Routing congestion in VLSI circuits : estimation and optimization

Automated Design Error Debugging of Digital VLSI Circuits

The design of high-speed dynamic CMOS circuits for VLSI

Simulation-based analysis for NBTI degradation in combinational CMOS VLSI circuits

Programmable mixed-signal circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Modeling and suppressing unwanted parasitic interactions in superconducting circuits

Related objects

Reset password