Results of On-Line Tests of the ENABLE Prototype, a 2nd Level Trigger Processor for the TRT of ATLAS/LHC
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Technical Reports ; TR-1995-017
- Schlagwort
-
LHC ; Prozessor
- Ereignis
-
Veröffentlichung
- (wo)
-
Mannheim
- (wer)
-
Universitätsbibliothek Mannheim
- (wann)
-
1995
- Urheber
-
Noffz, Klaus-Henning
Zoz, Ralf
Kugel, Andreas
Klefenz, Frank
Männer, Reinhard
- URN
-
urn:nbn:de:bsz:180-madoc-8165
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 11:00 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Noffz, Klaus-Henning
- Zoz, Ralf
- Kugel, Andreas
- Klefenz, Frank
- Männer, Reinhard
- Universitätsbibliothek Mannheim
Entstanden
- 1995
Ähnliche Objekte (12)
Enable++ : a second generation FPGA processor
ENABLE - A Systolic 2nd Level Trigger Processor for Track Finding and e/p Discrimination for ATLAS/LHC
Architecture and prototype of real-time processor farm running at 1 MHz
Architecture and prototype of a real-time processor farm running at 1 MHz
The command processor for Graspin's PCTE based prototype : programmer's reference guide
Implementation of an AMIDAR-based Java Processor
Wednesday of 2nd Week of Lent. Liturgy.; Thursday of 2nd Week of Lent. Matins.
2nd Sunday of Tût
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Cell Processor : Computing of Tomorrow or Yesterday?
Coherent spin-wave processor of stored optical pulses
Complexity and correctness of a super-pipelined processor
Enable++ : a second generation FPGA processor
ENABLE - A Systolic 2nd Level Trigger Processor for Track Finding and e/p Discrimination for ATLAS/LHC
Architecture and prototype of real-time processor farm running at 1 MHz
Architecture and prototype of a real-time processor farm running at 1 MHz
The command processor for Graspin's PCTE based prototype : programmer's reference guide
Implementation of an AMIDAR-based Java Processor
Wednesday of 2nd Week of Lent. Liturgy.; Thursday of 2nd Week of Lent. Matins.
2nd Sunday of Tût
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Cell Processor : Computing of Tomorrow or Yesterday?
Coherent spin-wave processor of stored optical pulses
Complexity and correctness of a super-pipelined processor
Enable++ : a second generation FPGA processor
ENABLE - A Systolic 2nd Level Trigger Processor for Track Finding and e/p Discrimination for ATLAS/LHC
Architecture and prototype of real-time processor farm running at 1 MHz
Architecture and prototype of a real-time processor farm running at 1 MHz
The command processor for Graspin's PCTE based prototype : programmer's reference guide
Implementation of an AMIDAR-based Java Processor
Wednesday of 2nd Week of Lent. Liturgy.; Thursday of 2nd Week of Lent. Matins.
2nd Sunday of Tût
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Cell Processor : Computing of Tomorrow or Yesterday?
Coherent spin-wave processor of stored optical pulses