Hochschulschrift
Architecture and prototype of real-time processor farm running at 1 MHz
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Maße
-
21 cm
- Umfang
-
XI, 124 S.
- Sprache
-
Englisch
- Anmerkungen
-
Ill., graph. Darst.
Mannheim, Univ., Diss., 2002
- Schlagwort
-
LHC
Datenaufzeichnung
SCI
Triggerkonzept
Echtzeitverarbeitung ; Triggerkonzept ; Cluster
- Urheber
-
Walsch, Alexander
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:58 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Walsch, Alexander
Ähnliche Objekte (12)
Architecture and prototype of a real-time processor farm running at 1 MHz
The command processor for Graspin's PCTE based prototype : programmer's reference guide
Design studies and prototype development of a 325 MHz 4-Rod RFQ
Prototype of running clinical trials in an untrustworthy environment using blockchain
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Retargetable processor system integration into multi-processor system on chip platforms
Results of On-Line Tests of the ENABLE Prototype, a 2nd Level Trigger Processor for the TRT of ATLAS/LHC
PCP (Pseudocode Processor) : Benutzerhandbuch
Liesegang processor syn 1
The Term Processor Kimwitu++
Architecture and prototype of a real-time processor farm running at 1 MHz
The command processor for Graspin's PCTE based prototype : programmer's reference guide
Design studies and prototype development of a 325 MHz 4-Rod RFQ
Prototype of running clinical trials in an untrustworthy environment using blockchain
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Retargetable processor system integration into multi-processor system on chip platforms
Results of On-Line Tests of the ENABLE Prototype, a 2nd Level Trigger Processor for the TRT of ATLAS/LHC
PCP (Pseudocode Processor) : Benutzerhandbuch
Liesegang processor syn 1
The Term Processor Kimwitu++
Architecture and prototype of a real-time processor farm running at 1 MHz
The command processor for Graspin's PCTE based prototype : programmer's reference guide
Design studies and prototype development of a 325 MHz 4-Rod RFQ
Prototype of running clinical trials in an untrustworthy environment using blockchain
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Retargetable processor system integration into multi-processor system on chip platforms
Results of On-Line Tests of the ENABLE Prototype, a 2nd Level Trigger Processor for the TRT of ATLAS/LHC
PCP (Pseudocode Processor) : Benutzerhandbuch
Liesegang processor syn 1