- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Technical Reports ; TR-1995-025
- Schlagwort
-
ENABLE 2.0 ; Field programmable gate array
- Ereignis
-
Veröffentlichung
- (wo)
-
Mannheim
- (wer)
-
Universitätsbibliothek Mannheim
- (wann)
-
1995
- Urheber
- URN
-
urn:nbn:de:bsz:180-madoc-17549
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:47 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Högl, Hubert
- Kugel, Andreas
- Ludvig, Jozsef
- Männer, Reinhard
- Noffz, Klaus-Henning
- Zoz, Ralf
- Universitätsbibliothek Mannheim
Entstanden
- 1995
Ähnliche Objekte (12)
Capability Aware Query Optimizer For An FPGA-Based Near-Data Processor
FPGA implementation of a decimal floating-point co-processor with accurate scalar product unit
Code Generation for Tightly Coupled Processor Arrays
Building a fully digital controller with Altera Cyclone FPGA and Nios processor for induction heating application
Development of an error detection and recovery technique for a SPARC V8 processor in FPGA technology
Eine Hochsprachen-Programmierumgebung für FPGA-Prozessoren : Werkzeuge zur Programmentwicklung für den FPGA-Prozessor Enable++ zum Einsatz als 2nd-Level-Trigger in ATLAS
Discrete Fractional Clock Generation for Systems-on-FPGA
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Just-in-time processor customization - on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Just-in-time processor customization on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
Small-world complex network generation on a digital quantum processor
Capability Aware Query Optimizer For An FPGA-Based Near-Data Processor
FPGA implementation of a decimal floating-point co-processor with accurate scalar product unit
Code Generation for Tightly Coupled Processor Arrays
Building a fully digital controller with Altera Cyclone FPGA and Nios processor for induction heating application
Development of an error detection and recovery technique for a SPARC V8 processor in FPGA technology
Eine Hochsprachen-Programmierumgebung für FPGA-Prozessoren : Werkzeuge zur Programmentwicklung für den FPGA-Prozessor Enable++ zum Einsatz als 2nd-Level-Trigger in ATLAS
Discrete Fractional Clock Generation for Systems-on-FPGA
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Just-in-time processor customization - on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Just-in-time processor customization on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
Small-world complex network generation on a digital quantum processor
Capability Aware Query Optimizer For An FPGA-Based Near-Data Processor
FPGA implementation of a decimal floating-point co-processor with accurate scalar product unit
Code Generation for Tightly Coupled Processor Arrays
Building a fully digital controller with Altera Cyclone FPGA and Nios processor for induction heating application
Development of an error detection and recovery technique for a SPARC V8 processor in FPGA technology
Eine Hochsprachen-Programmierumgebung für FPGA-Prozessoren : Werkzeuge zur Programmentwicklung für den FPGA-Prozessor Enable++ zum Einsatz als 2nd-Level-Trigger in ATLAS
Discrete Fractional Clock Generation for Systems-on-FPGA
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Just-in-time processor customization - on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Just-in-time processor customization on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR