- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: 2020 IEEE 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 9-11 Sept. 2020, Porto, Portugal, S. 20-27
- Ereignis
-
Veröffentlichung
- (wo)
-
Augsburg
- (wer)
-
Universität Augsburg
- (wann)
-
2020
- Ereignis
-
Veröffentlichung
- (wo)
-
Piscataway, NJ
- (wer)
-
IEEE
- (wann)
-
2020
- Urheber
- Beteiligte Personen und Organisationen
-
Areias, Miguel
Barbosa, Jorge
Dutra, Inês
- DOI
-
10.1109/sbac-pad49847.2020.00014
- URN
-
urn:nbn:de:bvb:384-opus4-811751
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:31 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Amslinger, Rico
- Piatka, Christian
- Haas, Florian
- Weis, Sebastian
- Ungerer, Theo
- Altmeyer, Sebastian
- Areias, Miguel
- Barbosa, Jorge
- Dutra, Inês
- Universität Augsburg
- IEEE
Entstanden
- 2020
Ähnliche Objekte (12)
Multiversioning hardware transactional memory for fail-operational multithreaded applications
Precise WCET calculation in highly variant real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Mixed criticality systems with varying context switch costs
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
Fast and precise cache performance estimation for out-of-order execution
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
30th Euromicro Conference on Real-Time Systems: ECRTS 2018, July 3–6, 2018, Barcelona, Spain
Multiversioning hardware transactional memory for fail-operational multithreaded applications
Precise WCET calculation in highly variant real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Mixed criticality systems with varying context switch costs
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
Fast and precise cache performance estimation for out-of-order execution
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
30th Euromicro Conference on Real-Time Systems: ECRTS 2018, July 3–6, 2018, Barcelona, Spain
Multiversioning hardware transactional memory for fail-operational multithreaded applications
Precise WCET calculation in highly variant real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Mixed criticality systems with varying context switch costs
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
Fast and precise cache performance estimation for out-of-order execution
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches