Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: 2017 IEEE Real-Time Systems Symposium (RTSS), 5-8 December 2017, Paris, France, S. 360-362
- Classification
-
Informatik
- Event
-
Veröffentlichung
- (where)
-
Augsburg
- (who)
-
Universität Augsburg
- (when)
-
2017
- Event
-
Veröffentlichung
- (where)
-
Piscataway, NJ
- (who)
-
IEEE
- (when)
-
2017
- Creator
- Contributor
-
Mueller, Frank
Puaut, Isabelle
- DOI
-
10.1109/rtss.2017.00040
- URN
-
urn:nbn:de:bvb:384-opus4-697831
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 10:59 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Sapra, Dolly
- Altmeyer, Sebastian
- Mueller, Frank
- Puaut, Isabelle
- Universität Augsburg
- IEEE
Time of origin
- 2017
Other Objects (12)
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Precise WCET calculation in highly variant real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Mixed criticality systems with varying context switch costs
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Schedulability analysis of global scheduling for multicore systems with shared caches
Fast and precise cache performance estimation for out-of-order execution
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Towards energy-, time- and security-aware multi-core coordination
An extensible framework for multicore response time analysis
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Precise WCET calculation in highly variant real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Mixed criticality systems with varying context switch costs
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Schedulability analysis of global scheduling for multicore systems with shared caches
Fast and precise cache performance estimation for out-of-order execution
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Towards energy-, time- and security-aware multi-core coordination
An extensible framework for multicore response time analysis
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Precise WCET calculation in highly variant real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Mixed criticality systems with varying context switch costs
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Schedulability analysis of global scheduling for multicore systems with shared caches
Fast and precise cache performance estimation for out-of-order execution
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Towards energy-, time- and security-aware multi-core coordination