Stepwise transformation of algorithms into array processor architectures by the decomp
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
In: Vehlies, U.: Stepwise transformation of algorithms into array processor architectures by the decomp. In: Vlsi Design 3 (1995), Nr. 1, S. 67-80. DOI: https://doi.org/10.1155/1995/76861
- Classification
-
Architektur
- Event
-
Veröffentlichung
- (where)
-
Hannover, Hannover
- (who)
-
Gottfried Wilhelm Leibniz Universität Hannover, Technische Informationsbibliothek (TIB)
- (when)
-
1995
- Creator
-
Vehlies, U.
- DOI
-
10.15488/2020
- URN
-
urn:nbn:de:101:1-2020080808022259182105
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:46 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Vehlies, U.
- Gottfried Wilhelm Leibniz Universität Hannover, Technische Informationsbibliothek (TIB)
Time of origin
- 1995
Other Objects (12)
Parallel processor architectures for image processing
Processor management in two-dimensional grid architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
LUCAS associative array processor : design, programming and application studies
Generalized database index structures on massively parallel processor architectures
Worst case execution time estimation for advanced processor architectures
Worst case execution time estimation for advanced processor architectures
Retargetable processor system integration into multi-processor system on chip platforms
NERV: A Parallel Processor for Standard Genetic Algorithms
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
Parallel architectures and bioinspired algorithms
A Survey on Application Specific Processor Architectures for Digital Hearing Aids
Parallel processor architectures for image processing
Processor management in two-dimensional grid architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
LUCAS associative array processor : design, programming and application studies
Generalized database index structures on massively parallel processor architectures
Worst case execution time estimation for advanced processor architectures
Worst case execution time estimation for advanced processor architectures
Retargetable processor system integration into multi-processor system on chip platforms
NERV: A Parallel Processor for Standard Genetic Algorithms
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
Parallel architectures and bioinspired algorithms
A Survey on Application Specific Processor Architectures for Digital Hearing Aids
Parallel processor architectures for image processing
Processor management in two-dimensional grid architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
LUCAS associative array processor : design, programming and application studies
Generalized database index structures on massively parallel processor architectures
Worst case execution time estimation for advanced processor architectures
Worst case execution time estimation for advanced processor architectures
Retargetable processor system integration into multi-processor system on chip platforms
NERV: A Parallel Processor for Standard Genetic Algorithms
Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
Parallel architectures and bioinspired algorithms