- Weitere Titel
-
Designabhängige Monitore zur Überwachung des Timings digitaler CMOS-Schaltungen
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
München, Technische Universität München, Dissertation, 2019
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Design
- Ereignis
-
Veröffentlichung
- (wo)
-
München
- (wer)
-
Universitätsbibliothek der TU München
- (wann)
-
2019
- Urheber
-
Kasturi Rangan, Jahnavi
- Beteiligte Personen und Organisationen
-
Gräb, Helmut
Paul, Steffen
Gräb, Helmut
- URN
-
urn:nbn:de:bvb:91-diss-20191211-1486598-1-0
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:44 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Kasturi Rangan, Jahnavi
- Gräb, Helmut
- Paul, Steffen
- Universitätsbibliothek der TU München
Entstanden
- 2019
Ähnliche Objekte (12)
Transistor sizing for timing optimization of combinational digital CMOS circuits
Realistic gate model for efficient timing analysis of very deep submicron CMOS circuits
Terahertz Circuits and Systems in CMOS
Degradation Models and Optimizations for CMOS Circuits
CMOS circuits design and optimization for subretinal implants
Device Aging in Analog Circuits for Nanoelectronic CMOS Technologies
Monitoring Concepts for Degradation Effects in Digital CMOS Circuits
Device aging in analog circuits for nanoelectronic CMOS technologies
Variation-aware adaptive voltage scaling for digital CMOS circuits
Time-domain broadband data conversion transceiver circuits in CMOS
Waveform Based Statistical Timing Analysis of Integrated Digital Circuits
Power and timing modeling for performance of integrated circuits
Transistor sizing for timing optimization of combinational digital CMOS circuits
Realistic gate model for efficient timing analysis of very deep submicron CMOS circuits
Terahertz Circuits and Systems in CMOS
Degradation Models and Optimizations for CMOS Circuits
CMOS circuits design and optimization for subretinal implants
Device Aging in Analog Circuits for Nanoelectronic CMOS Technologies
Monitoring Concepts for Degradation Effects in Digital CMOS Circuits
Device aging in analog circuits for nanoelectronic CMOS technologies
Variation-aware adaptive voltage scaling for digital CMOS circuits
Time-domain broadband data conversion transceiver circuits in CMOS
Waveform Based Statistical Timing Analysis of Integrated Digital Circuits
Power and timing modeling for performance of integrated circuits
Transistor sizing for timing optimization of combinational digital CMOS circuits
Realistic gate model for efficient timing analysis of very deep submicron CMOS circuits
Terahertz Circuits and Systems in CMOS
Degradation Models and Optimizations for CMOS Circuits
CMOS circuits design and optimization for subretinal implants
Device Aging in Analog Circuits for Nanoelectronic CMOS Technologies
Monitoring Concepts for Degradation Effects in Digital CMOS Circuits
Device aging in analog circuits for nanoelectronic CMOS technologies
Variation-aware adaptive voltage scaling for digital CMOS circuits
Time-domain broadband data conversion transceiver circuits in CMOS
Waveform Based Statistical Timing Analysis of Integrated Digital Circuits