Stacked Lateral Gate-All-Around Metal–Oxide–Semiconductor Field-Effect Transistors and Their Three-Dimensional Integrated Circuits
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1876-9918
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
online resource.
- Bibliographic citation
-
Stacked Lateral Gate-All-Around Metal–Oxide–Semiconductor Field-Effect Transistors and Their Three-Dimensional Integrated Circuits ; day:29 ; month:10 ; year:2022 ; pages:1-12
Silicon ; (29.10.2022), 1-12
- Classification
-
Elektrotechnik, Elektronik
- Creator
-
Ye, Shujun
Liu, Liwei
Ma, Yuanxiao
Wang, Yeliang
- Contributor
-
SpringerLink (Online service)
- DOI
-
10.1007/s12633-022-02190-9
- URN
-
urn:nbn:de:101:1-2023011408591164884282
- Rights
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:22 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Ye, Shujun
- Liu, Liwei
- Ma, Yuanxiao
- Wang, Yeliang
- SpringerLink (Online service)
Other Objects (12)
Epitaxially Stacked 12‐Layer Perovskite Oxide Heterostructure as a Double‐Level Double‐Gate Field‐Effect Transistor
Test Flow Selection for Stacked Integrated Circuits
Semiconductor nanowires and their field-effect devices
Fabrication of laterally stacked spin devices by semiconductor processing
ZnO-based metal-semiconductor field-effect transistors
Self-Aligned Organic Metal–Semiconductor Field-Effect Transistor
2D Dual Gate Field‐Effect Transistor Enabled Versatile Functions
Dual‐gate ion‐sensitive field‐effect transistors: A review
Automated system partitioning based on hypergraphs for 3D stacked integrated circuits
Solution‐Processed Vertically Stacked Complementary Organic Circuits with Inkjet‐Printed Routing
Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors
Integrated Circuits: Solution‐Processed Vertically Stacked Complementary Organic Circuits with Inkjet‐Printed Routing (Adv. Sci. 5/2016)
Epitaxially Stacked 12‐Layer Perovskite Oxide Heterostructure as a Double‐Level Double‐Gate Field‐Effect Transistor
Test Flow Selection for Stacked Integrated Circuits
Semiconductor nanowires and their field-effect devices
Fabrication of laterally stacked spin devices by semiconductor processing
ZnO-based metal-semiconductor field-effect transistors
Self-Aligned Organic Metal–Semiconductor Field-Effect Transistor
2D Dual Gate Field‐Effect Transistor Enabled Versatile Functions
Dual‐gate ion‐sensitive field‐effect transistors: A review
Automated system partitioning based on hypergraphs for 3D stacked integrated circuits
Solution‐Processed Vertically Stacked Complementary Organic Circuits with Inkjet‐Printed Routing
Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors
Integrated Circuits: Solution‐Processed Vertically Stacked Complementary Organic Circuits with Inkjet‐Printed Routing (Adv. Sci. 5/2016)
Epitaxially Stacked 12‐Layer Perovskite Oxide Heterostructure as a Double‐Level Double‐Gate Field‐Effect Transistor
Test Flow Selection for Stacked Integrated Circuits
Semiconductor nanowires and their field-effect devices
Fabrication of laterally stacked spin devices by semiconductor processing
ZnO-based metal-semiconductor field-effect transistors
Self-Aligned Organic Metal–Semiconductor Field-Effect Transistor
2D Dual Gate Field‐Effect Transistor Enabled Versatile Functions
Dual‐gate ion‐sensitive field‐effect transistors: A review
Automated system partitioning based on hypergraphs for 3D stacked integrated circuits
Solution‐Processed Vertically Stacked Complementary Organic Circuits with Inkjet‐Printed Routing
Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors