Hochschulschrift | Online-Publikation
A signature-based approach to formal logic verification
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Language
-
Englisch
- Notes
-
Halle (Saale), Univ., Diss., 1999
- Keyword
-
Logiksynthese
Verifikation
Boolesche Funktion
NP-vollständiges Problem
OBDD
- Creator
- URN
-
urn:nbn:de:gbv:3-000000270
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:51 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
- Online-Publikation
Associated
Other Objects (12)
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
Test pattern generation and verification for logic circuits : an implication graph based approach
A common approach to test generation and hardware verification based on temporal logic
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
Test pattern generation and verification for logic circuits : an implication graph based approach
A common approach to test generation and hardware verification based on temporal logic
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
Test pattern generation and verification for logic circuits : an implication graph based approach