- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Language
-
Englisch
- Notes
-
München, Techn. Univ., Diss., 2003
- Keyword
-
Java Virtual Machine
Byte-Code
Verifikation
Korrektheit
Isabelle
- Creator
- URN
-
urn:nbn:de:bvb:91-diss2003021717180
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:53 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
- Online-Publikation
Associated
Other Objects (12)
Formal verification of pipelined microprocessors
Software verification for programmable logic controllers
Abstract state machines : verification problems and complexity
Verification in the hierarchical development of reactive systems
A signature-based approach to formal logic verification
Specification and verification of object oriented software components
Verified Java bytecode verification
Speeding up hardware verification by automated data path scaling
Symbolic timing diagrams : a visual formalism for model verification
Verification of Java card programs
Verification of Java card programs
A generalized process for the verification and validation of models and simulation results
Formal verification of pipelined microprocessors
Software verification for programmable logic controllers
Abstract state machines : verification problems and complexity
Verification in the hierarchical development of reactive systems
A signature-based approach to formal logic verification
Specification and verification of object oriented software components
Verified Java bytecode verification
Speeding up hardware verification by automated data path scaling
Symbolic timing diagrams : a visual formalism for model verification
Verification of Java card programs
Verification of Java card programs
A generalized process for the verification and validation of models and simulation results
Formal verification of pipelined microprocessors
Software verification for programmable logic controllers
Abstract state machines : verification problems and complexity
Verification in the hierarchical development of reactive systems
A signature-based approach to formal logic verification
Specification and verification of object oriented software components
Verified Java bytecode verification
Speeding up hardware verification by automated data path scaling
Symbolic timing diagrams : a visual formalism for model verification
Verification of Java card programs
Verification of Java card programs