- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Sprache
-
Englisch
- Anmerkungen
-
München, Techn. Univ., Diss., 2003
- Schlagwort
-
Java Virtual Machine
Byte-Code
Verifikation
Korrektheit
Isabelle
- Urheber
- URN
-
urn:nbn:de:bvb:91-diss2003021717180
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:53 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
- Online-Publikation
Beteiligte
Ähnliche Objekte (12)
Formal verification of pipelined microprocessors
Software verification for programmable logic controllers
Abstract state machines : verification problems and complexity
Verification in the hierarchical development of reactive systems
A signature-based approach to formal logic verification
Specification and verification of object oriented software components
Speeding up hardware verification by automated data path scaling
Symbolic timing diagrams : a visual formalism for model verification
Verified Java bytecode verification
A generalized process for the verification and validation of models and simulation results
Verification of Java card programs
Verification of Java card programs
Formal verification of pipelined microprocessors
Software verification for programmable logic controllers
Abstract state machines : verification problems and complexity
Verification in the hierarchical development of reactive systems
A signature-based approach to formal logic verification
Specification and verification of object oriented software components
Speeding up hardware verification by automated data path scaling
Symbolic timing diagrams : a visual formalism for model verification
Verified Java bytecode verification
A generalized process for the verification and validation of models and simulation results
Verification of Java card programs
Verification of Java card programs
Formal verification of pipelined microprocessors
Software verification for programmable logic controllers
Abstract state machines : verification problems and complexity
Verification in the hierarchical development of reactive systems
A signature-based approach to formal logic verification
Specification and verification of object oriented software components
Speeding up hardware verification by automated data path scaling
Symbolic timing diagrams : a visual formalism for model verification
Verified Java bytecode verification
A generalized process for the verification and validation of models and simulation results
Verification of Java card programs