Hochschulschrift | Online-Publikation
A signature-based approach to formal logic verification
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Sprache
-
Englisch
- Anmerkungen
-
Halle (Saale), Univ., Diss., 1999
- Schlagwort
-
Logiksynthese
Verifikation
Boolesche Funktion
NP-vollständiges Problem
OBDD
- Urheber
- URN
-
urn:nbn:de:gbv:3-000000270
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:51 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
- Online-Publikation
Beteiligte
Ähnliche Objekte (12)
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
Test pattern generation and verification for logic circuits : an implication graph based approach
A common approach to test generation and hardware verification based on temporal logic
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
Test pattern generation and verification for logic circuits : an implication graph based approach
A common approach to test generation and hardware verification based on temporal logic
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
Test pattern generation and verification for logic circuits : an implication graph based approach