Hochschulschrift | Online-Publikation
A signature-based approach to formal logic verification
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Language
-
Englisch
- Notes
-
Halle (Saale), Univ., Diss., 1999
- Keyword
-
Logiksynthese
Verifikation
Boolesche Funktion
NP-vollständiges Problem
OBDD
- Creator
- URN
-
urn:nbn:de:gbv:3-000000270
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:21 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
- Online-Publikation
Associated
Other Objects (12)
A signature-based approach to formal logic verification
Software verification for programmable logic controllers
Formal verification of pipelined microprocessors
Verified Java bytecode verification
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Archive for mathematical logic
Formal aspects of computing : applicable formal methods
Formale Fehlerbaumanalyse
Automatic signature verification using segmentation
ULTRA - a logic transaction programming language
Coalgebras, clone theory, and modal logic
A signature-based approach to formal logic verification
Software verification for programmable logic controllers
Formal verification of pipelined microprocessors
Verified Java bytecode verification
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Archive for mathematical logic
Formal aspects of computing : applicable formal methods
Formale Fehlerbaumanalyse
Automatic signature verification using segmentation
ULTRA - a logic transaction programming language
Coalgebras, clone theory, and modal logic
A signature-based approach to formal logic verification
Software verification for programmable logic controllers
Formal verification of pipelined microprocessors
Verified Java bytecode verification
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Archive for mathematical logic
Formal aspects of computing : applicable formal methods
Formale Fehlerbaumanalyse
Automatic signature verification using segmentation
ULTRA - a logic transaction programming language