- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Maße
-
30 cm
- Umfang
-
84 Bl.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
Halle, Univ., Diss., 1999
- Schlagwort
-
Logiksynthese
Verifikation
Boolesche Funktion
NP-vollständiges Problem
OBDD
- Urheber
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 14:02 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
Ähnliche Objekte (12)
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
A common approach to test generation and hardware verification based on temporal logic
Test pattern generation and verification for logic circuits : an implication graph based approach
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
A common approach to test generation and hardware verification based on temporal logic
Test pattern generation and verification for logic circuits : an implication graph based approach
A signature-based approach to formal logic verification
Automatic signature verification using segmentation
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
Computer logic, testing and verification
Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
An Approach for Hybrid Modelling and Formal Verification in FOCUS
Specification and verification of declarative open interaction models : a logic-based approach
Software verification for programmable logic controllers
Software verification for programmable logic controllers
A common approach to test generation and hardware verification based on temporal logic