A software fault-tolerance mechanism for mixed-critical real-time applications on consumer-grade many-core processors
- Alternative title
-
Ein Software implementierter Fehlertoleranzmechanismus für sicherheitskritische Echtzeitanwendungen auf handelsüblichen Many-Core Prozessoren
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Berlin, Technische Universität Berlin, Dissertation, 2016
- Event
-
Veröffentlichung
- (where)
-
Berlin
- (who)
-
Technische Universität Berlin
- (when)
-
2016
- Creator
- Contributor
-
Heiß, Hans-Ulrich
Glaß, Michael
Glesner, Sabine
- DOI
-
10.14279/depositonce-5594
- Handle
-
11303/6010
- URN
-
urn:nbn:de:101:1-201804162976
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 10:55 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Munk, Peter
- Heiß, Hans-Ulrich
- Glaß, Michael
- Glesner, Sabine
- Technische Universität Berlin
Time of origin
- 2016
Other Objects (12)
Query processing on low-energy many-core processors
Scalable frequent itemset mining on many-core processors
Hardware enhanced run-time management for many-core processors
Improving programmability and performance portability on many-core processors
AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
Performance Engineering of Numerical Software on Multi- and Manycore Processors
Communication infrastructure modeling of many-core architectures
Co-scheduling on Upcoming Many-Core Architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
High Performance Python on Intel Many-Core Architecture
PIMP my many-core: pipeline-integrated message passing
Query processing on low-energy many-core processors
Scalable frequent itemset mining on many-core processors
Hardware enhanced run-time management for many-core processors
Improving programmability and performance portability on many-core processors
AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
Performance Engineering of Numerical Software on Multi- and Manycore Processors
Communication infrastructure modeling of many-core architectures
Co-scheduling on Upcoming Many-Core Architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
High Performance Python on Intel Many-Core Architecture
PIMP my many-core: pipeline-integrated message passing
Query processing on low-energy many-core processors
Scalable frequent itemset mining on many-core processors
Hardware enhanced run-time management for many-core processors
Improving programmability and performance portability on many-core processors
AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
Performance Engineering of Numerical Software on Multi- and Manycore Processors
Communication infrastructure modeling of many-core architectures
Co-scheduling on Upcoming Many-Core Architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
High Performance Python on Intel Many-Core Architecture