Provably Secure Hardware Masking in the Transition- and Glitch-Robust Probing Model: Better Safe than Sorry
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Provably Secure Hardware Masking in the Transition- and Glitch-Robust Probing Model: Better Safe than Sorry ; volume:2021 ; number:2 ; pages:136-158
IACR transactions on cryptographic hardware and embedded systems ; 2021, Heft 2, 136-158
- Klassifikation
-
Informatik
- Urheber
-
Cassiers, Gaëtan
Standaert, François-Xavier
- DOI
-
10.46586/tches.v2021.i2.136-158
- URN
-
urn:nbn:de:hbz:294-TCHES-1728
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:22 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Cassiers, Gaëtan
- Standaert, François-Xavier
Ähnliche Objekte (12)
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Multiplicative masking for AES in hardware
Consolidating security notions in hardware masking
Hardware designs for secure microarchitectures
SHAP-Secure Hardware Agent Platform
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Secure Video Streaming Using Dedicated Hardware
Masking FALCON’s Floating-Point Multiplication in Hardware
Bit t-SNI Secure Multiplication Gadget for Inner Product Masking
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Multiplicative masking for AES in hardware
Consolidating security notions in hardware masking
Hardware designs for secure microarchitectures
SHAP-Secure Hardware Agent Platform
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Secure Video Streaming Using Dedicated Hardware
Masking FALCON’s Floating-Point Multiplication in Hardware
Bit t-SNI Secure Multiplication Gadget for Inner Product Masking
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Multiplicative masking for AES in hardware
Consolidating security notions in hardware masking
Hardware designs for secure microarchitectures
SHAP-Secure Hardware Agent Platform
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Secure Video Streaming Using Dedicated Hardware
Masking FALCON’s Floating-Point Multiplication in Hardware