Provably Secure Hardware Masking in the Transition- and Glitch-Robust Probing Model: Better Safe than Sorry
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
Provably Secure Hardware Masking in the Transition- and Glitch-Robust Probing Model: Better Safe than Sorry ; volume:2021 ; number:2 ; pages:136-158
IACR transactions on cryptographic hardware and embedded systems ; 2021, Heft 2, 136-158
- Classification
-
Informatik
- Creator
-
Cassiers, Gaëtan
Standaert, François-Xavier
- DOI
-
10.46586/tches.v2021.i2.136-158
- URN
-
urn:nbn:de:hbz:294-TCHES-1728
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:22 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Cassiers, Gaëtan
- Standaert, François-Xavier
Other Objects (12)
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Multiplicative masking for AES in hardware
Consolidating security notions in hardware masking
Hardware designs for secure microarchitectures
SHAP-Secure Hardware Agent Platform
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Secure Video Streaming Using Dedicated Hardware
Masking FALCON’s Floating-Point Multiplication in Hardware
Bit t-SNI Secure Multiplication Gadget for Inner Product Masking
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Multiplicative masking for AES in hardware
Consolidating security notions in hardware masking
Hardware designs for secure microarchitectures
SHAP-Secure Hardware Agent Platform
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Secure Video Streaming Using Dedicated Hardware
Masking FALCON’s Floating-Point Multiplication in Hardware
Bit t-SNI Secure Multiplication Gadget for Inner Product Masking
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Multiplicative masking for AES in hardware
Consolidating security notions in hardware masking
Hardware designs for secure microarchitectures
SHAP-Secure Hardware Agent Platform
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Secure Video Streaming Using Dedicated Hardware
Masking FALCON’s Floating-Point Multiplication in Hardware