- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Multiplicative masking for AES in hardware ; volume:2018 ; number:3 ; pages:431-468
IACR transactions on cryptographic hardware and embedded systems ; 2018, Heft 3, 431-468
- Klassifikation
-
Informatik
- Urheber
-
De Meyer, Lauren
Reparaz, Oscar
Bilgin, Begül
- DOI
-
10.13154/tches.v2018.i3.431-468
- URN
-
urn:nbn:de:hbz:294-TCHES-409
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 11:04 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- De Meyer, Lauren
- Reparaz, Oscar
- Bilgin, Begül
Ähnliche Objekte (12)
Low-latency hardware masking with application to AES
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Consolidating security notions in hardware masking
Redundancy AES masking basis for attack mitigation (RAMBAM)
Boolean masking for arithmetic additions at arbitrary order in hardware
Formal verification and automated masking of cryptographic hardware
Smooth Passage with the Guards: Second-Order Hardware Masking of the AES with Low Randomness and Low Latency
ModuloNET: neural networks meet modular arithmetic for efficient hardware masking
Masking FALCON’s Floating-Point Multiplication in Hardware
Gadget-based Masking of Streamlined NTRU Prime Decapsulation in Hardware
Low-latency hardware masking with application to AES
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Consolidating security notions in hardware masking
Redundancy AES masking basis for attack mitigation (RAMBAM)
Boolean masking for arithmetic additions at arbitrary order in hardware
Formal verification and automated masking of cryptographic hardware
Smooth Passage with the Guards: Second-Order Hardware Masking of the AES with Low Randomness and Low Latency
ModuloNET: neural networks meet modular arithmetic for efficient hardware masking
Masking FALCON’s Floating-Point Multiplication in Hardware
Gadget-based Masking of Streamlined NTRU Prime Decapsulation in Hardware
Low-latency hardware masking with application to AES
Hardware masking, revisited
Mixing additive and multiplicative masking for probing secure polynomial evaluation methods
Generic low-latency masking in hardware
Consolidating security notions in hardware masking
Redundancy AES masking basis for attack mitigation (RAMBAM)
Boolean masking for arithmetic additions at arbitrary order in hardware
Formal verification and automated masking of cryptographic hardware
Smooth Passage with the Guards: Second-Order Hardware Masking of the AES with Low Randomness and Low Latency
ModuloNET: neural networks meet modular arithmetic for efficient hardware masking
Masking FALCON’s Floating-Point Multiplication in Hardware