ModuloNET: neural networks meet modular arithmetic for efficient hardware masking
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Erschienen in
-
ModuloNET: neural networks meet modular arithmetic for efficient hardware masking ; volume:2022 ; number:1 ; pages:506-556
IACR transactions on cryptographic hardware and embedded systems ; 2022, Heft 1, 506-556
- Klassifikation
-
Informatik
- Urheber
-
Dubey, Anuj
Ahmad, Afzal
Pasha, Muhammad Adeel
Cammarota, Rosario
Aysu, Aydin
- DOI
-
10.46586/tches.v2022.i1.506-556
- URN
-
urn:nbn:de:hbz:294-TCHES-2478
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
- 15.08.2025, 07:37 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Dubey, Anuj
- Ahmad, Afzal
- Pasha, Muhammad Adeel
- Cammarota, Rosario
- Aysu, Aydin
Ähnliche Objekte (12)
Boolean masking for arithmetic additions at arbitrary order in hardware
Hardware masking, revisited
Satisfiability Modulo Exponential Integer Arithmetic
Generic low-latency masking in hardware
Consolidating security notions in hardware masking
Multiplicative masking for AES in hardware
Improved high-order conversion from Boolean to arithmetic masking
Computer arithmetic : algorithms and hardware implementations
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Analysis and comparison of table-based arithmetic to boolean masking
A Low-Latency High-Order Arithmetic to Boolean Masking Conversion
Boolean masking for arithmetic additions at arbitrary order in hardware
Hardware masking, revisited
Satisfiability Modulo Exponential Integer Arithmetic
Generic low-latency masking in hardware
Consolidating security notions in hardware masking
Multiplicative masking for AES in hardware
Improved high-order conversion from Boolean to arithmetic masking
Computer arithmetic : algorithms and hardware implementations
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Analysis and comparison of table-based arithmetic to boolean masking
A Low-Latency High-Order Arithmetic to Boolean Masking Conversion
Boolean masking for arithmetic additions at arbitrary order in hardware
Hardware masking, revisited
Satisfiability Modulo Exponential Integer Arithmetic
Generic low-latency masking in hardware
Consolidating security notions in hardware masking
Multiplicative masking for AES in hardware
Improved high-order conversion from Boolean to arithmetic masking
Computer arithmetic : algorithms and hardware implementations
Low-latency hardware masking with application to AES
Formal verification and automated masking of cryptographic hardware
Analysis and comparison of table-based arithmetic to boolean masking