Hierarchical Verification and Hierarchical Synthesis of the Power-Down Mode of Analog Circuits
- Alternative title
-
Hierarchische Verifikation und hierarchische Synthese des Power-Down-Modus analoger Schaltungen
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
München, Technische Universität München, Dissertation, 2023
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Entwurfsautomation
Analoge integrierte Schaltung
Schaltungsanalyse
Analogschaltung
- Event
-
Veröffentlichung
- (where)
-
München
- (who)
-
Universitätsbibliothek der TU München
- (when)
-
2023
- Creator
-
Neuner, Maximilian Ulrich
- Contributor
- URN
-
urn:nbn:de:bvb:91-diss-20231207-1706307-1-5
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:43 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Neuner, Maximilian Ulrich
- Gräb, Helmut
- Sapatnekar, Sachin
- Paul, Steffen
- Universitätsbibliothek der TU München
Time of origin
- 2023
Other Objects (12)
Verification and Synthesis of Analog Power-Down Circuits
Hierarchical optimization of large-scale analog, mixed-signal circuits based-on Pareto-optimal fronts
Hierarchical optimization of large-scale analog, mixed-signal circuits based-on Pareto-optimal fronts
Formal synthesis and verification of hierarchical recursive circuits based on an algebraic calculus of nets
Verification in the hierarchical development of reactive systems
Verification in the hierarchical development of reactive systems
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Formal abstraction and verification of analog circuits
Hierarchical experimentation
Hierarchical contextual reasoning
Hierarchical bank supervision
Verification and Synthesis of Analog Power-Down Circuits
Hierarchical optimization of large-scale analog, mixed-signal circuits based-on Pareto-optimal fronts
Hierarchical optimization of large-scale analog, mixed-signal circuits based-on Pareto-optimal fronts
Formal synthesis and verification of hierarchical recursive circuits based on an algebraic calculus of nets
Verification in the hierarchical development of reactive systems
Verification in the hierarchical development of reactive systems
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Formal abstraction and verification of analog circuits
Hierarchical experimentation
Hierarchical contextual reasoning
Hierarchical bank supervision
Verification and Synthesis of Analog Power-Down Circuits
Hierarchical optimization of large-scale analog, mixed-signal circuits based-on Pareto-optimal fronts
Hierarchical optimization of large-scale analog, mixed-signal circuits based-on Pareto-optimal fronts
Formal synthesis and verification of hierarchical recursive circuits based on an algebraic calculus of nets
Verification in the hierarchical development of reactive systems
Verification in the hierarchical development of reactive systems
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Formal abstraction and verification of analog circuits
Hierarchical experimentation
Hierarchical contextual reasoning