- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Frankfurt am Main, Johann Wolfgang Goethe-Universität, Dissertation, 2021
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Abstraction
Oss-Ussen
- Ereignis
-
Veröffentlichung
- (wo)
-
Frankfurt am Main
- (wer)
-
Universitätsbibliothek Johann Christian Senckenberg
- (wann)
-
2021
- Urheber
- Beteiligte Personen und Organisationen
-
Hedrich, Lars
Grimm, Christoph
- URN
-
urn:nbn:de:hebis:30:3-577918
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:38 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Tarraf, Ahmad
- Hedrich, Lars
- Grimm, Christoph
- Universitätsbibliothek Johann Christian Senckenberg
Entstanden
- 2021
Ähnliche Objekte (12)
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Verification and Synthesis of Analog Power-Down Circuits
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of sequential circuits using reasoning techniques
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
Graph grammar verification through abstraction
Analog electronic circuits
Abstraction-based verification of parameterized networks
Abstraction-based verification of parameterized networks
SAT-based Formal Verification of Fault Injection Countermeasures for Cryptographic Circuits
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Verification and Synthesis of Analog Power-Down Circuits
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of sequential circuits using reasoning techniques
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
Graph grammar verification through abstraction
Analog electronic circuits
Abstraction-based verification of parameterized networks
Abstraction-based verification of parameterized networks
SAT-based Formal Verification of Fault Injection Countermeasures for Cryptographic Circuits
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Verification and Synthesis of Analog Power-Down Circuits
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of sequential circuits using reasoning techniques
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
Graph grammar verification through abstraction
Analog electronic circuits
Abstraction-based verification of parameterized networks
Abstraction-based verification of parameterized networks