- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Frankfurt am Main, Johann Wolfgang Goethe-Universität, Dissertation, 2021
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Abstraction
Oss-Ussen
- Event
-
Veröffentlichung
- (where)
-
Frankfurt am Main
- (who)
-
Universitätsbibliothek Johann Christian Senckenberg
- (when)
-
2021
- Creator
- Contributor
-
Hedrich, Lars
Grimm, Christoph
- URN
-
urn:nbn:de:hebis:30:3-577918
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:38 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Tarraf, Ahmad
- Hedrich, Lars
- Grimm, Christoph
- Universitätsbibliothek Johann Christian Senckenberg
Time of origin
- 2021
Other Objects (12)
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Verification and Synthesis of Analog Power-Down Circuits
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of sequential circuits using reasoning techniques
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
Graph grammar verification through abstraction
Analog electronic circuits
Abstraction-based verification of parameterized networks
Abstraction-based verification of parameterized networks
SAT-based Formal Verification of Fault Injection Countermeasures for Cryptographic Circuits
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Verification and Synthesis of Analog Power-Down Circuits
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of sequential circuits using reasoning techniques
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
Graph grammar verification through abstraction
Analog electronic circuits
Abstraction-based verification of parameterized networks
Abstraction-based verification of parameterized networks
SAT-based Formal Verification of Fault Injection Countermeasures for Cryptographic Circuits
Formal verification methodologies for nonlinear analog circuits
Formal verification methodologies for nonlinear analog circuits
Verification and Synthesis of Analog Power-Down Circuits
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of sequential circuits using reasoning techniques
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
Graph grammar verification through abstraction
Analog electronic circuits
Abstraction-based verification of parameterized networks
Abstraction-based verification of parameterized networks