Design and Implementation of a High-Throughput CABAC Hardware Accelerator for the HEVC Decoder
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: Informatiktage 2014 / Fachwissenschaftlicher Informatik-Kongress, 27. und 28. März 2014, Hasso-Plattner-Institut der Universität Potsdam
- Event
-
Veröffentlichung
- (where)
-
Berlin
- (who)
-
Technische Universität Berlin
- (when)
-
2014
- Creator
-
Habermann, Philipp
- DOI
-
10.14279/depositonce-6780
- Handle
-
11303/7566
- URN
-
urn:nbn:de:101:1-201804185497
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:50 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Habermann, Philipp
- Technische Universität Berlin
Time of origin
- 2014
Other Objects (12)
Architectures for high-throughput and reliable iterative channel decoders : = Architekturen für schnelle und zuverlässige iterative Kanal-Decoder
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
High-throughput, accurate Monte Carlo simulation on CPU hardware for PET applications
Fully programmable LDPC decoder hardware architectures
High-Throughput BitPacking Compression
High-throughput HEVC CABAC decoding
High-throughput design of magnetic materials
Computational methods for high-throughput metabolomics
Design of high-throughput ellipsometric biosensors
Computational Methods for High-Throughput Transcriptomic Data
A high-throughput 3D kinetic killing assay
Architectures for high-throughput and reliable iterative channel decoders : = Architekturen für schnelle und zuverlässige iterative Kanal-Decoder
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
High-throughput, accurate Monte Carlo simulation on CPU hardware for PET applications
Fully programmable LDPC decoder hardware architectures
High-Throughput BitPacking Compression
High-throughput HEVC CABAC decoding
High-throughput design of magnetic materials
Computational methods for high-throughput metabolomics
Design of high-throughput ellipsometric biosensors
Computational Methods for High-Throughput Transcriptomic Data
A high-throughput 3D kinetic killing assay
Architectures for high-throughput and reliable iterative channel decoders : = Architekturen für schnelle und zuverlässige iterative Kanal-Decoder
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
High-throughput, accurate Monte Carlo simulation on CPU hardware for PET applications
Fully programmable LDPC decoder hardware architectures
High-Throughput BitPacking Compression
High-throughput HEVC CABAC decoding
High-throughput design of magnetic materials
Computational methods for high-throughput metabolomics
Design of high-throughput ellipsometric biosensors
Computational Methods for High-Throughput Transcriptomic Data