- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: 2012 IEEE 33rd Real-Time Systems Symposium, 4-7 December 2012, San Juan, Puerto Rico, S. 3-13
- Klassifikation
-
Informatik
- Ereignis
-
Veröffentlichung
- (wo)
-
Augsburg, Piscataway, NJ
- (wer)
-
Universität Augsburg, IEEE
- (wann)
-
2012
- Urheber
- Beteiligte Personen und Organisationen
-
Kato, Shinpei
- DOI
-
10.1109/rtss.2012.54
- URN
-
urn:nbn:de:bvb:384-opus4-698710
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:43 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Whitham, Jack
- Davis, Robert I.
- Audsley, Neil C.
- Altmeyer, Sebastian
- Maiza, Claire
- Kato, Shinpei
- Universität Augsburg, IEEE
Entstanden
- 2012
Ähnliche Objekte (12)
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Precise WCET calculation in highly variant real-time systems
WCET analysis for preemptive scheduling
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Mixed criticality systems with varying context switch costs
Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Fast and precise cache performance estimation for out-of-order execution
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Precise WCET calculation in highly variant real-time systems
WCET analysis for preemptive scheduling
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Mixed criticality systems with varying context switch costs
Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Fast and precise cache performance estimation for out-of-order execution
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Precise WCET calculation in highly variant real-time systems
WCET analysis for preemptive scheduling
Stack memory requirements of AUTOSAR/OSEK-compliant scheduling policies
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
A model-based development environment for rapid-prototyping of latency-sensitive automotive control software
Mixed criticality systems with varying context switch costs
Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems