Co-optimization of neural networks and hardware architectures for their efficient execution
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Rheinisch-Westfälische Technische Hochschule Aachen, Dissertation, 2023
- Schlagwort
-
Neuronales Netz
Automatische Klassifikation
Maschinelles Lernen
Mustererkennung
Künstliche Intelligenz
Datenanalyse
- Ereignis
-
Veröffentlichung
- (wo)
-
Aachen
- (wer)
-
Universitätsbibliothek der RWTH Aachen
- (wann)
-
2023
- Urheber
- Beteiligte Personen und Organisationen
-
Gemmeke, Tobias
Stroobandt, Dirk
- DOI
-
10.18154/RWTH-2024-00638
- URN
-
urn:nbn:de:101:1-2024031600381712665231
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:44 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Latotzke, Cecilia
- Gemmeke, Tobias
- Stroobandt, Dirk
- Universitätsbibliothek der RWTH Aachen
Entstanden
- 2023
Ähnliche Objekte (12)
Energy efficient hardware architectures for memory prohibitive deep neural networks
Time-area efficient hardware architectures for cryptography and cryptanalysis
Efficient Hardware Architectures for 1D- and MD-LSTM Networks
Hardware/Software Co-Design for Efficient Microkernel Execution
Efficient Engineering and Execution of Pipe-and-Filter Architectures
Hardware-Software Co-Design for Efficient Graph Application Computations on Emerging Architectures
Fully programmable LDPC decoder hardware architectures
Efficient hardware accleration of recurrent neural networks : = Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Parallel computer architectures : theory, hardware, software, applications
Towards efficient convolutional neural architecture design : exploring the properties of neural architectures using spectral decomposition and logistic regression probes
Flexible Hardware-based Security-aware Mechanisms and Architectures
Energy efficient hardware architectures for memory prohibitive deep neural networks
Time-area efficient hardware architectures for cryptography and cryptanalysis
Efficient Hardware Architectures for 1D- and MD-LSTM Networks
Hardware/Software Co-Design for Efficient Microkernel Execution
Efficient Engineering and Execution of Pipe-and-Filter Architectures
Hardware-Software Co-Design for Efficient Graph Application Computations on Emerging Architectures
Fully programmable LDPC decoder hardware architectures
Efficient hardware accleration of recurrent neural networks : = Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Parallel computer architectures : theory, hardware, software, applications
Towards efficient convolutional neural architecture design : exploring the properties of neural architectures using spectral decomposition and logistic regression probes
Flexible Hardware-based Security-aware Mechanisms and Architectures
Energy efficient hardware architectures for memory prohibitive deep neural networks
Time-area efficient hardware architectures for cryptography and cryptanalysis
Efficient Hardware Architectures for 1D- and MD-LSTM Networks
Hardware/Software Co-Design for Efficient Microkernel Execution
Efficient Engineering and Execution of Pipe-and-Filter Architectures
Hardware-Software Co-Design for Efficient Graph Application Computations on Emerging Architectures
Fully programmable LDPC decoder hardware architectures
Efficient hardware accleration of recurrent neural networks : = Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze
Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain
Parallel computer architectures : theory, hardware, software, applications
Towards efficient convolutional neural architecture design : exploring the properties of neural architectures using spectral decomposition and logistic regression probes