- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1099-1425
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
online resource.
- Bibliographic citation
-
Shared processor scheduling ; day:13 ; month:4 ; year:2018 ; pages:1-11
Journal of scheduling ; (13.4.2018), 1-11
- Classification
-
Management
- Creator
-
Dereniowski, Dariusz
- Contributor
-
Kubiak, Wiesław
SpringerLink (Online service)
- DOI
-
10.1007/s10951-018-0566-0
- URN
-
urn:nbn:de:101:1-2018061619052662404362
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
- 15.08.2025, 7:20 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Dereniowski, Dariusz
- Kubiak, Wiesław
- SpringerLink (Online service)
Other Objects (12)
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Task scheduling in cloud environment: optimization, security prioritization and processor selection schemes
An iterative expanding and shrinking process for processor allocation in mixed-parallel workflow scheduling
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Schedulability analysis of global scheduling for multicore systems with shared caches
Timing-aware analysis of shared cache interference for non-preemptive scheduling
Timing-aware analysis of shared cache interference for non-preemptive scheduling
Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms
Retargetable processor system integration into multi-processor system on chip platforms
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Task scheduling in cloud environment: optimization, security prioritization and processor selection schemes
An iterative expanding and shrinking process for processor allocation in mixed-parallel workflow scheduling
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Schedulability analysis of global scheduling for multicore systems with shared caches
Timing-aware analysis of shared cache interference for non-preemptive scheduling
Timing-aware analysis of shared cache interference for non-preemptive scheduling
Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms
Retargetable processor system integration into multi-processor system on chip platforms
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Task scheduling in cloud environment: optimization, security prioritization and processor selection schemes
An iterative expanding and shrinking process for processor allocation in mixed-parallel workflow scheduling
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Schedulability analysis of global scheduling for multicore systems with shared caches
Timing-aware analysis of shared cache interference for non-preemptive scheduling
Timing-aware analysis of shared cache interference for non-preemptive scheduling
Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms